A distributed multiprocessor communication system, wherein the central processing unit (CPU) is relieved of the burden of bus management by a scheme which multiplexes the interprocessor module communications bus, to which all processors are guaranteed access, so that only an addressed CPU may be interrupted...http://www.google.cl/patents/US4223380?utm_source=gb-gplus-sharePatent US4223380 - Distributed multiprocessor communication system
