WO2001080001A3 - Computer method and system for executing java computer programs - Google Patents

Computer method and system for executing java computer programs Download PDF

Info

Publication number
WO2001080001A3
WO2001080001A3 PCT/US2001/010109 US0110109W WO0180001A3 WO 2001080001 A3 WO2001080001 A3 WO 2001080001A3 US 0110109 W US0110109 W US 0110109W WO 0180001 A3 WO0180001 A3 WO 0180001A3
Authority
WO
WIPO (PCT)
Prior art keywords
host
computer system
host computer
java
jvm
Prior art date
Application number
PCT/US2001/010109
Other languages
French (fr)
Other versions
WO2001080001A2 (en
Inventor
Lonnie C Goff
Original Assignee
Philips Semiconductors Inc
Koninkl Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Semiconductors Inc, Koninkl Philips Electronics Nv filed Critical Philips Semiconductors Inc
Priority to JP2001577137A priority Critical patent/JP2003531434A/en
Priority to EP01922850A priority patent/EP1319209B1/en
Priority to DE60137346T priority patent/DE60137346D1/en
Publication of WO2001080001A2 publication Critical patent/WO2001080001A2/en
Publication of WO2001080001A3 publication Critical patent/WO2001080001A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/509—Offload

Abstract

A method and apparatus for supporting a host computer system in executing a Java computer program. Particularly, an auxiliary system of multiple processors is coupled via a bus to the host computer system for supporting the host computer system in executing the Java computer program. The auxiliary system includes multiple non-host processors coupled to a non-host memory. A non-host processor from these non-host processors interfaces with a Java Virtual Machine (JVM) to execute one or more threads of the Java computer program. The JVM can be instantiated in the non-host memory. For executing a new thread, the JVM performs allocation of an additional non-host processor for interfacing with the JVM to execute the new thread. The auxiliary system need not be a permanent part of the host computer system. That is, in one embodiment the auxiliary system is coupled to the host computer system as the need arises to run Java programs. Moreover, the auxiliary system of such an embodiment can be detached from the host computer system if desired. However, optionally, the auxiliary system can be implemented as a permanent part of the host computer system, i.e., without being detachable from the host computer system.
PCT/US2001/010109 2000-04-17 2001-03-27 Computer method and system for executing java computer programs WO2001080001A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001577137A JP2003531434A (en) 2000-04-17 2001-03-27 Computer method and system for executing a Java computer program
EP01922850A EP1319209B1 (en) 2000-04-17 2001-03-27 Computer method and system for executing java computer programs
DE60137346T DE60137346D1 (en) 2000-04-17 2001-03-27 COMPUTER PROCESS AND SYSTEM FOR EXECUTING JAVA COMPUTER PROGRAMS

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/550,446 2000-04-17
US09/550,446 US6684390B1 (en) 2000-04-17 2000-04-17 Multi-processor JAVA subsystem

Publications (2)

Publication Number Publication Date
WO2001080001A2 WO2001080001A2 (en) 2001-10-25
WO2001080001A3 true WO2001080001A3 (en) 2003-03-27

Family

ID=24197219

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/010109 WO2001080001A2 (en) 2000-04-17 2001-03-27 Computer method and system for executing java computer programs

Country Status (5)

Country Link
US (1) US6684390B1 (en)
EP (1) EP1319209B1 (en)
JP (1) JP2003531434A (en)
DE (1) DE60137346D1 (en)
WO (1) WO2001080001A2 (en)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7146602B2 (en) * 2001-01-16 2006-12-05 Ajile Systems, Inc. Builder tool and interface for system supporting multiple virtual machines
US7233998B2 (en) * 2001-03-22 2007-06-19 Sony Computer Entertainment Inc. Computer architecture and software cells for broadband networks
US20020143958A1 (en) * 2001-03-30 2002-10-03 Montero Gabriel G. Method and apparatus for asynchronous time-based updates of http sessions
US8037153B2 (en) * 2001-12-21 2011-10-11 International Business Machines Corporation Dynamic partitioning of messaging system topics
US7617490B2 (en) * 2003-09-10 2009-11-10 Intel Corporation Methods and apparatus for dynamic best fit compilation of mixed mode instructions
US7478390B2 (en) * 2003-09-25 2009-01-13 International Business Machines Corporation Task queue management of virtual devices using a plurality of processors
US7516456B2 (en) * 2003-09-25 2009-04-07 International Business Machines Corporation Asymmetric heterogeneous multi-threaded operating system
US7549145B2 (en) * 2003-09-25 2009-06-16 International Business Machines Corporation Processor dedicated code handling in a multi-processor environment
US7415703B2 (en) * 2003-09-25 2008-08-19 International Business Machines Corporation Loading software on a plurality of processors
US7475257B2 (en) * 2003-09-25 2009-01-06 International Business Machines Corporation System and method for selecting and using a signal processor in a multiprocessor system to operate as a security for encryption/decryption of data
US7444632B2 (en) * 2003-09-25 2008-10-28 International Business Machines Corporation Balancing computational load across a plurality of processors
US7523157B2 (en) * 2003-09-25 2009-04-21 International Business Machines Corporation Managing a plurality of processors as devices
US7496917B2 (en) * 2003-09-25 2009-02-24 International Business Machines Corporation Virtual devices using a pluarlity of processors
US7389508B2 (en) * 2003-09-25 2008-06-17 International Business Machines Corporation System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment
US20050071828A1 (en) * 2003-09-25 2005-03-31 International Business Machines Corporation System and method for compiling source code for multi-processor environments
US7770034B2 (en) * 2003-12-16 2010-08-03 Intel Corporation Performance monitoring based dynamic voltage and frequency scaling
US20070256076A1 (en) * 2006-04-27 2007-11-01 Thompson James W System and method for separating multiple workloads processing in a single computer operating environment
US8769703B2 (en) * 2006-04-27 2014-07-01 Unisys Corporation System and method for providing a mechanism to virtualize a perpetual, unique system identity on a partitioned computer system
US20070266391A1 (en) * 2006-04-27 2007-11-15 Hoffman Philip M System and method for separating multi-workload processor utilization on a metered computer system
US8782675B2 (en) * 2006-10-13 2014-07-15 Texas Instruments Incorporated Method and system of accessing display window memory
US8108845B2 (en) * 2007-02-14 2012-01-31 The Mathworks, Inc. Parallel programming computing system to dynamically allocate program portions
US20080270653A1 (en) * 2007-04-26 2008-10-30 Balle Susanne M Intelligent resource management in multiprocessor computer systems
US8799693B2 (en) 2011-09-20 2014-08-05 Qualcomm Incorporated Dynamic power optimization for computing devices
US9098309B2 (en) 2011-09-23 2015-08-04 Qualcomm Incorporated Power consumption optimized translation of object code partitioned for hardware component based on identified operations
CN114520668B (en) * 2020-11-20 2024-02-02 海能达通信股份有限公司 Signal transmission method, signal transmission system and computer storage medium

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5946487A (en) * 1996-06-10 1999-08-31 Lsi Logic Corporation Object-oriented multi-media architecture

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6085307A (en) * 1996-11-27 2000-07-04 Vlsi Technology, Inc. Multiple native instruction set master/slave processor arrangement and method thereof
US6269391B1 (en) * 1997-02-24 2001-07-31 Novell, Inc. Multi-processor scheduling kernel
US6075938A (en) * 1997-06-10 2000-06-13 The Board Of Trustees Of The Leland Stanford Junior University Virtual machine monitors for scalable multiprocessors
US6240440B1 (en) * 1997-06-30 2001-05-29 Sun Microsystems Incorporated Method and apparatus for implementing virtual threads
US5923892A (en) * 1997-10-27 1999-07-13 Levy; Paul S. Host processor and coprocessor arrangement for processing platform-independent code
US6295645B1 (en) * 1997-12-22 2001-09-25 Texas Instruments Incorporated Method and apparatus for providing downloadable functionality to an embedded coprocessor
US6058395A (en) * 1998-01-29 2000-05-02 Buzaglo; Jacques Computerized communication system for managing multi-disciplinary engineering virtual community
US6374286B1 (en) * 1998-04-06 2002-04-16 Rockwell Collins, Inc. Real time processor capable of concurrently running multiple independent JAVA machines
US6496871B1 (en) * 1998-06-30 2002-12-17 Nec Research Institute, Inc. Distributed agent software system and method having enhanced process mobility and communication in a computer network
US6393458B1 (en) * 1999-01-28 2002-05-21 Genrad, Inc. Method and apparatus for load balancing in a distributed object architecture

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5946487A (en) * 1996-06-10 1999-08-31 Lsi Logic Corporation Object-oriented multi-media architecture

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
ARIDOR Y ET AL: "cJVM: a single system image of a JVM on a cluster", PARALLEL PROCESSING, 1999. PROCEEDINGS. 1999 INTERNATIONAL CONFERENCE ON AIZU-WAKAMATSU CITY, JAPAN 21-24 SEPT. 1999, LOS ALAMITOS, CA, USA,IEEE COMPUT. SOC, US, 21 September 1999 (1999-09-21), pages 4 - 11, XP010354875, ISBN: 0-7695-0350-0 *
BRAUN J ET AL: "Paralleled slave boost throughput of minicomputers. II", ELECTRONICS, 19 JULY 1979, USA, vol. 52, no. 15, pages 123 - 127, XP000211477, ISSN: 0883-4989 *
EL-KHARASHI M W ET AL: "Java microprocessors: computer architecture implications", COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, 1997. 10 YEARS PACRIM 1987-1997 - NETWORKING THE PACIFIC RIM. 1997 IEEE PACIFIC RIM CONFERENCE ON VICTORIA, BC, CANADA 20-22 AUG. 1997, NEW YORK, NY, USA,IEEE, US, 20 August 1997 (1997-08-20), pages 277 - 280, XP010244969, ISBN: 0-7803-3905-3 *
MA M J M ET AL: "JESSICA: Java-Enabled Single-System-Image Computing Architecture", IN 1999 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS (PDPTA '99), 28 June 1999 (1999-06-28) - 1 July 1999 (1999-07-01), Las Vegas, USA, XP002219922, Retrieved from the Internet <URL:http://www.csse.monash.edu.au/~rajkumar/pdpta99/JESSICA-cc-tea.ps.gz> [retrieved on 20021107] *

Also Published As

Publication number Publication date
EP1319209A2 (en) 2003-06-18
EP1319209B1 (en) 2009-01-07
DE60137346D1 (en) 2009-02-26
WO2001080001A2 (en) 2001-10-25
JP2003531434A (en) 2003-10-21
US6684390B1 (en) 2004-01-27

Similar Documents

Publication Publication Date Title
WO2001080001A3 (en) Computer method and system for executing java computer programs
US8380907B2 (en) Method, system and computer program product for providing filtering of GUEST2 quiesce requests
US7937701B2 (en) ACPI communication between virtual machine monitor and policy virtual machine via mailbox
US8140834B2 (en) System, method and computer program product for providing a programmable quiesce filtering register
US7080362B2 (en) Java virtual machine hardware for RISC and CISC processors
US6826749B2 (en) Java hardware accelerator using thread manager
TW200506611A (en) Apparatus and method for virtualizing interrupts in a logically partitioned computer system
EP0230353A3 (en) Coprocessor management in a virtual memory virtual machine data processing system
US20090216928A1 (en) System, method and computer program product for providing a new quiesce state
US20100262722A1 (en) Dynamic Assignment of Graphics Processing Unit to a Virtual Machine
US8572624B2 (en) Providing multiple quiesce state machines in a computing environment
US20050132363A1 (en) Method, apparatus and system for optimizing context switching between virtual machines
US20060184938A1 (en) Method, apparatus and system for dynamically reassigning memory from one virtual machine to another
CN100347673C (en) Architecture to support multiple concurrent execution contexts on a processor
EP1677190A3 (en) Systems and methods for virtualizing graphics subsystems
TW200622908A (en) System and method for sharing resources between real-time and virtualizing operating systems
WO2004061645A3 (en) Methods and systems to control virtual machines
MY140184A (en) Switching between secure and non-secure processing modes
EP2548123B1 (en) Accelerating memory operations using virtualization information
MY134441A (en) System for invoking a privilieged function in a device
Drepper The Cost of Virtualization: Software developers need to be aware of the compromises they face when using virtualization technology.
EP2577448A1 (en) Virtual machine code injection
CN110045992B (en) Universal system and method suitable for multi-core board card
WO1997050063A3 (en) Portable, secure transaction system for programmable, intelligent devices
EP1065586A3 (en) Computer system comprising a plurality of parallel processors

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2001 577137

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 2001922850

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 2001922850

Country of ref document: EP