US8872521B2 - Electrical parameter detection device for peripheral component interconnect devices - Google Patents

Electrical parameter detection device for peripheral component interconnect devices Download PDF

Info

Publication number
US8872521B2
US8872521B2 US13/424,394 US201213424394A US8872521B2 US 8872521 B2 US8872521 B2 US 8872521B2 US 201213424394 A US201213424394 A US 201213424394A US 8872521 B2 US8872521 B2 US 8872521B2
Authority
US
United States
Prior art keywords
power
electric potential
pci
pins
processor module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/424,394
Other versions
US20130127447A1 (en
Inventor
Ya-Jun Pan
Qi-Yan Luo
Peng Chen
Song-Lin Tong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Original Assignee
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hongfujin Precision Industry Shenzhen Co Ltd, Hon Hai Precision Industry Co Ltd filed Critical Hongfujin Precision Industry Shenzhen Co Ltd
Assigned to HONG FU JIN PRECISION INDUSTRY (SHENZHEN) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD. reassignment HONG FU JIN PRECISION INDUSTRY (SHENZHEN) CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, PENG, LUO, QI-YAN, PAN, Ya-jun, TONG, Song-lin
Publication of US20130127447A1 publication Critical patent/US20130127447A1/en
Application granted granted Critical
Publication of US8872521B2 publication Critical patent/US8872521B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/221Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults

Definitions

  • the present disclosure relates to peripheral component interconnect (PCI) technology, and particularly to an electrical parameter detection device for PCI devices.
  • PCI peripheral component interconnect
  • a peripheral component interconnect (PCI) connector includes a plurality of power pins. These power pins can respectively provide electric potentials of various predetermined voltage values to PCI devices, such as sound cards and network cards.
  • PCI devices such as sound cards and network cards.
  • the electric potentials output from these power pins may have different time sequences (i.e., changing patterns of the electric potentials over time). The differences between the time sequences of these electric potentials may cause failures of electronic connections between the PCI connector and PCI devices connected to the PCI connector.
  • it is generally difficult to detect the time sequences of these electric potentials it may be very difficult to establish and clear such failures.
  • FIG. 1 is a block diagram of an electrical parameter detection device for peripheral component interconnect (PCI) devices, according to an exemplary embodiment.
  • PCI peripheral component interconnect
  • FIG. 2 is a circuit diagram of a first detection module, a processor module, and a display module of the electrical parameter detection device shown in FIG. 1 .
  • FIG. 3 is a block diagram of a second detection module of the electrical parameter detection device shown in FIG. 1 .
  • FIG. 1 shows an electrical parameter detection device 100 for peripheral component interconnect (PCI) devices, according to an exemplary embodiment.
  • a PCI device 200 such as a sound card or a network card, is connected to a PCI connector 300 via the electrical parameter detection device 100 .
  • the PCI connector 300 includes a plurality of power pins 301 a , 301 b , and 301 c , and these power pins 301 a , 301 b , 301 c can provide electric potentials of various predetermined voltage values to the PCI device 200 via the electrical parameter detection device 100 .
  • the power pins 301 a , 301 b , and 301 c can respectively output electric potentials with voltage values of 5V, 3.3V, and 12V, for example.
  • the electrical parameter detection device 100 can detect electrical parameters of the PCI connector 300 , such as any changing patterns of the electric potentials over time (time sequences) and power of the electric potentials provided to the PCI device 200 by the PCI connector 300 .
  • the electrical parameter detection device 100 includes a first detection module 11 , a second detection module 14 , a processor module 12 , and a display module 13 .
  • Each of the power pins 301 is electrically connected to both the first detection module 11 and the second detection module 14 .
  • the first detection module 11 , the second detection module 14 , and the display module 13 are all electrically connected to the processor module 12 .
  • the first detection module 11 is configured for detecting time sequences of the electric potentials provided by the PCI connector 300 .
  • the first detection module 11 includes a first comparator unit U 1 , a second comparator unit U 2 , a group of resistors R 1 -R 12 , and three feedback pins PG 0 , PG 1 , PG 2 respectively corresponding to the power pins 301 a , 301 b , 301 c .
  • Both the first comparator unit U 1 and the second comparator unit U 2 can be LM393 chips, and each of the first comparator unit U 1 and the second comparator unit U 2 has a chip power pin VCC, a grounding pin GND, two negative input pins IN 1 ⁇ , IN 2 ⁇ , two positive input pins IN 1 +, IN 2 +, and two output pins OUT 1 , OUT 2 .
  • the chip power pin VCC of the first comparator unit U 1 is electrically connected to a working power supply VDD to receive working electric power.
  • the grounding pin GND of the first comparator unit U 1 is grounded.
  • Both the two negative input pins IN 1 ⁇ , IN 2 ⁇ of the first comparator unit U 1 receive a predetermined reference electric potential Vref.
  • the power pin 301 a is electrically connected to ground via two resistors R 1 , R 2 connected in series, and the positive input pin IN 1 + of the first comparator unit U 1 is electrically connected between the two resistors R 1 , R 2 .
  • the power pin 301 b is electrically connected to ground via two resistors R 3 , R 4 connected in series, and the positive input pin IN 2 + of the first comparator unit U 1 is electrically connected between the two resistors R 3 , R 4 . Furthermore, the power pin 301 a is electrically connected to the output pin OUT 1 of the first comparator unit U 1 via two resistors R 5 , R 6 connected in series, and the feedback pin PG 0 is electrically connected between the two resistors R 5 , R 6 .
  • the power pin 301 b is electrically connected to the output pin OUT 2 of the first comparator unit U 1 via two resistors R 7 , R 8 connected in series, and the feedback pin PG 1 is electrically connected between the two resistors R 7 , R 8 .
  • the chip power pin VCC of the second comparator unit U 2 is also electrically connected to the working power supply VDD to receive working electric power.
  • the grounding pin GND, the positive input pin IN 2 +, the negative input pin IN 2 ⁇ , and the output pin OUT 2 of the second comparator unit U 2 are all grounded.
  • the negative input pin IN 1 ⁇ of the second comparator unit U 2 receives the reference electric potential Vref.
  • the power pin 301 c is electrically connected to the ground via two resistors R 9 , R 10 connected in series, and the positive input pin IN 1 + of the second comparator unit U 2 is electrically connected between the two resistors R 9 , R 10 .
  • the power pin 301 c is further electrically connected to the output pin OUT 1 of the second comparator unit U 2 via two resistors R 11 , R 12 connected in series, and the feedback pin PG 2 is electrically connected between the two resistors R 11 , R 12 .
  • the processor module 12 includes a processor 121 , a voltage regulator U 3 , a resistor R 13 , and two capacitor C 1 , C 2 .
  • the processor 121 can be a single-chip computer.
  • the processor 121 has a reference electric potential output pin AREF and a plurality of detection pins PD 0 , PD 1 , PD 2 respectively corresponding to the feedback pins PG 0 , PG 1 , PG 2 .
  • the voltage regulator U 3 has an anode, a cathode, and a reference terminal. Both the cathode and the reference terminal are electrically connected to the reference electric potential output pin AREF.
  • the capacitors C 1 , C 2 are connected in parallel between the anode and the reference terminal.
  • the reference terminal is electrically connected to the negative input pins IN 1 ⁇ , IN 2 ⁇ of the first comparator unit U 1 and the negative input pin IN 1 ⁇ of the second comparator unit U 2 to provide the reference electric potential Vref.
  • the working power supply VDD is electrically connected to the reference electric potential output pin AREF via the resistor R 13 .
  • the detection pins PD 0 , PD 1 , PD 2 are respectively electrically connected to the feedback pins PG 0 , PG 1 , PG 2 .
  • the display module 13 is electrically connected to the processor 121 .
  • the second detection module 14 is configured for detecting power provided to the PCI device 200 by the PCI connector 300 .
  • the second detection module 14 includes a plurality of power detection circuits 141 , 142 , 143 corresponding to the power pins 301 a , 301 b , 301 c .
  • the power pins 301 a , 301 b , 301 c are electrically connected to the PCI device 200 via the respective power detection circuits 141 , 142 , 143 , and thus provide the electric potentials to the PCI device 200 via the power detection circuits 141 , 142 , 143 .
  • the power detection circuits 141 , 142 , 143 are all electrically connected to the processor module 12 .
  • Each of the power detection circuits 141 , 142 , 143 includes a differential amplifier circuit 14 a , a voltage divider circuit 14 b , and a resistor R 14 .
  • the differential amplifier circuit 14 a and the resistor R 14 are electrically connected in parallel between the power pin 301 a / 301 b / 301 c corresponding to the power detection circuit 141 / 142 / 143 and the PCI device 200 .
  • the voltage divider circuit 14 b is electrically connected between the resistor R 14 and the PCI device 200 .
  • Both the differential amplifier circuit 14 a and the voltage divider circuit 14 b are electrically connected to the processor 121 .
  • the power pins 301 a , 301 b , and 301 c respectively output electric potentials with voltage values of 5V, 3.3V, and 12V to the PCI device 200 via the power detection circuits 141 , 142 , 143 .
  • the processor 12 outputs a predetermined electric potential to the voltage regulator U 3 and correspondingly generates the reference electric potential Vref.
  • the reference electric potential Vref is transmitted to the negative input pins IN 1 ⁇ , IN 2 ⁇ of the first comparator unit U 1 and the negative input pin IN 1 ⁇ of the second comparator unit U 2 .
  • the capacitors C 1 , C 2 can filter any unwanted alternating portions of the reference electric potential Vref.
  • the resistor R 13 serves as a pull-up resistor to hold the reference electric potential Vref at a predetermined value.
  • the positive input pin IN 1 +, the negative input pin IN 1 ⁇ , and the output pin OUT 1 form one comparator circuit
  • the positive input pin IN 2 +, the negative input pin IN 2 ⁇ , and the output pin OUT 2 form another comparator circuit.
  • the output pin OUT 1 /OUT 2 outputs a relatively higher voltage level (e.g., a predetermined logic 1) when an electric potential on the positive input pin IN 1 +/IN 2 + is higher than an electric potential on the negative input pin IN 1 ⁇ /IN 2 ⁇ , and outputs a relatively lower voltage level (e.g., a predetermined logic 0) when the electric potential on the positive input pin IN 1 +/IN 2 + is lower than the electric potential on the negative input pin IN 1 ⁇ /IN 2 ⁇ .
  • a relatively higher voltage level e.g., a predetermined logic 1
  • a relatively lower voltage level e.g., a predetermined logic 0
  • the first comparator unit U 1 compares the electric potentials provided by the power pins 301 a , 301 b with the reference electric potential Vref
  • the second comparator unit U 2 compares the electric potential provided by the power pins 301 c with the reference electric potential Vref.
  • the output pin OUT 1 of the first comparator U 1 outputs the relatively higher voltage level to the processor 121 via the feedback pin PG 0 and the detection pin PD 0 when the electric potential provided by the power pin 301 a is higher than the reference electric potential Vref
  • the processor 121 can continuously detect changes in voltage values of the electric potential provided by the power pin 301 a . According to the voltage value changes of the electric potential provided by the power pin 301 a detected within predetermined periods, the processor 121 can determine the time sequence of the electric potential provided by the power pin 301 a . By similar methods, the processor 121 can detect voltage value changes of the electric potentials provided by the power pins 301 b and 301 c , and determine the time sequences of the electric potentials provided by those power pins.
  • the display module 13 can display the time sequences (e.g., in the form of waveforms or the like) of the electric potentials of the power pins 310 a , 301 b , and 310 c.
  • the second detection module 14 is used to detect power provided to the PCI device 200 by the PCI connector 300 .
  • the differential amplifier circuit 14 a amplifies any difference between electric potentials on two ends of the resistor R 14 .
  • the processor 121 obtains an amplified value of the electrical potential difference from the differential amplifier circuit 14 a , and calculates a value of current passing through the resistor R 14 according to the amplified value of the electrical potential difference, an amplifying multiple of the differential amplifier circuit, and a resistance value of the resistor R 14 .
  • the current passing through the resistor R 14 substantially equates the amount of current provided to the PCI device 200 by the power pin 301 a / 301 b / 301 c corresponding to the power detection circuit 141 / 142 / 143 .
  • the processor 121 detects a value of the electric potential provided to the PCI device 200 by the power pin 301 a / 301 b / 301 c corresponding to the power detection circuit 141 / 142 / 143 . In this way, the processor 121 can calculate individual power levels provided to the PCI device 200 by each of the power pins 301 a , 301 b , and 301 c . Values of the electric potential, the amount of current, and thus power provided to the PCI device 200 by each of the power pins 301 a , 301 b , 301 c can be displayed by the display module 13 .
  • the electrical parameter detection device 100 can detect power and time sequences of the electric potentials provided to the PCI device 200 by each of the power pins 301 a , 301 b , 301 c of the PCI connector 300 . If any differences between the time sequences of the electric potentials provided by the power pins 301 a , 301 b , 301 c cause a failure of the PCI device 200 , it is easy to establish reasons of the failure and take action to clear the failure according to the time sequences of the electric potentials provided by the power pins 301 a , 301 b , 301 c.
  • the comparator of the second comparator unit U 2 which comprises the positive input pin IN 2 +, the negative input pin IN 2 ⁇ , and the output pin OUT 2 , is idle. If the PCI connector 300 has four power pins, the fourth power pin can be electrically connected to this comparator, according to the above-described method.
  • the processor 121 can include a fourth detection pin electrically connected to the comparator for detecting the time sequence of an electric potential provided by the fourth power pin, according to the above-described method.
  • the second detection module 14 can include a fourth power detection circuit (i.e., similar to the power detection circuits 141 , 142 , and 143 ), which electrically connects the fourth power pin to the PCI device 200 and detects power provided to the PCI device 200 by the fourth power pin, according to the above-described method.
  • a fourth power detection circuit i.e., similar to the power detection circuits 141 , 142 , and 143 , which electrically connects the fourth power pin to the PCI device 200 and detects power provided to the PCI device 200 by the fourth power pin, according to the above-described method.
  • the first detection module 11 can include more than two comparator units (i.e., similar to the first and second comparator units U 1 and U 2 ), and the second detection module 14 can include more than four power detection circuits (i.e., similar to the power detection circuits 141 , 142 , and 143 ).
  • the additional comparator units and power detection units can be electrically connected to the additional power pins, to the processor 121 , and to the PCI device 200 and detect the time sequences and power levels of electric potentials provided by the additional power pins, according to the above-described methods.

Abstract

An electrical parameter detection device is configured for detecting electrical parameters of a peripheral component interconnect (PCI) connector including a plurality of power pins. The electrical parameter detection device includes a processor module, a first detection module, and a second detection module. The processor module continuously detects voltage values of electric potentials provided by each of the power pins of the PCI connector using the first detection module, and determines time sequences of the electric potentials according to the voltage values of the electric potentials. Furthermore, the processor module detects the amount of power provided by each of the power pins of the PCI connector using the second detection module.

Description

BACKGROUND
1. Technical Field
The present disclosure relates to peripheral component interconnect (PCI) technology, and particularly to an electrical parameter detection device for PCI devices.
2. Description of Related Art
A peripheral component interconnect (PCI) connector includes a plurality of power pins. These power pins can respectively provide electric potentials of various predetermined voltage values to PCI devices, such as sound cards and network cards. However, due to inherent characteristics of PCI connectors, the electric potentials output from these power pins may have different time sequences (i.e., changing patterns of the electric potentials over time). The differences between the time sequences of these electric potentials may cause failures of electronic connections between the PCI connector and PCI devices connected to the PCI connector. Furthermore, because it is generally difficult to detect the time sequences of these electric potentials, it may be very difficult to establish and clear such failures.
Therefore, there is room for improvement within the art.
BRIEF DESCRIPTION OF THE DRAWINGS
Many aspects of the present disclosure can be better understood with reference to the following drawings. The components in the various drawings are not necessarily drawn to scale, the emphasis instead being placed upon clearly illustrating the principles of the present disclosure. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the figures.
FIG. 1 is a block diagram of an electrical parameter detection device for peripheral component interconnect (PCI) devices, according to an exemplary embodiment.
FIG. 2 is a circuit diagram of a first detection module, a processor module, and a display module of the electrical parameter detection device shown in FIG. 1.
FIG. 3 is a block diagram of a second detection module of the electrical parameter detection device shown in FIG. 1.
DETAILED DESCRIPTION
FIG. 1 shows an electrical parameter detection device 100 for peripheral component interconnect (PCI) devices, according to an exemplary embodiment. A PCI device 200, such as a sound card or a network card, is connected to a PCI connector 300 via the electrical parameter detection device 100. The PCI connector 300 includes a plurality of power pins 301 a, 301 b, and 301 c, and these power pins 301 a, 301 b, 301 c can provide electric potentials of various predetermined voltage values to the PCI device 200 via the electrical parameter detection device 100. In this embodiment, the power pins 301 a, 301 b, and 301 c can respectively output electric potentials with voltage values of 5V, 3.3V, and 12V, for example. The electrical parameter detection device 100 can detect electrical parameters of the PCI connector 300, such as any changing patterns of the electric potentials over time (time sequences) and power of the electric potentials provided to the PCI device 200 by the PCI connector 300.
The electrical parameter detection device 100 includes a first detection module 11, a second detection module 14, a processor module 12, and a display module 13. Each of the power pins 301 is electrically connected to both the first detection module 11 and the second detection module 14. The first detection module 11, the second detection module 14, and the display module 13 are all electrically connected to the processor module 12.
Also referring to FIG. 2, the first detection module 11 is configured for detecting time sequences of the electric potentials provided by the PCI connector 300. The first detection module 11 includes a first comparator unit U1, a second comparator unit U2, a group of resistors R1-R12, and three feedback pins PG0, PG1, PG2 respectively corresponding to the power pins 301 a, 301 b, 301 c. Both the first comparator unit U1 and the second comparator unit U2 can be LM393 chips, and each of the first comparator unit U1 and the second comparator unit U2 has a chip power pin VCC, a grounding pin GND, two negative input pins IN1−, IN2−, two positive input pins IN1+, IN2+, and two output pins OUT1, OUT2.
The chip power pin VCC of the first comparator unit U1 is electrically connected to a working power supply VDD to receive working electric power. The grounding pin GND of the first comparator unit U1 is grounded. Both the two negative input pins IN1−, IN2− of the first comparator unit U1 receive a predetermined reference electric potential Vref. The power pin 301 a is electrically connected to ground via two resistors R1, R2 connected in series, and the positive input pin IN1+ of the first comparator unit U1 is electrically connected between the two resistors R1, R2. The power pin 301 b is electrically connected to ground via two resistors R3, R4 connected in series, and the positive input pin IN2+ of the first comparator unit U1 is electrically connected between the two resistors R3, R4. Furthermore, the power pin 301 a is electrically connected to the output pin OUT1 of the first comparator unit U1 via two resistors R5, R6 connected in series, and the feedback pin PG0 is electrically connected between the two resistors R5, R6. The power pin 301 b is electrically connected to the output pin OUT2 of the first comparator unit U1 via two resistors R7, R8 connected in series, and the feedback pin PG1 is electrically connected between the two resistors R7, R8.
The chip power pin VCC of the second comparator unit U2 is also electrically connected to the working power supply VDD to receive working electric power. The grounding pin GND, the positive input pin IN2+, the negative input pin IN2−, and the output pin OUT2 of the second comparator unit U2 are all grounded. The negative input pin IN1− of the second comparator unit U2 receives the reference electric potential Vref. The power pin 301 c is electrically connected to the ground via two resistors R9, R10 connected in series, and the positive input pin IN1+ of the second comparator unit U2 is electrically connected between the two resistors R9, R10. The power pin 301 c is further electrically connected to the output pin OUT1 of the second comparator unit U2 via two resistors R11, R12 connected in series, and the feedback pin PG2 is electrically connected between the two resistors R11, R12.
The processor module 12 includes a processor 121, a voltage regulator U3, a resistor R13, and two capacitor C1, C2. The processor 121 can be a single-chip computer. The processor 121 has a reference electric potential output pin AREF and a plurality of detection pins PD0, PD1, PD2 respectively corresponding to the feedback pins PG0, PG1, PG2. The voltage regulator U3 has an anode, a cathode, and a reference terminal. Both the cathode and the reference terminal are electrically connected to the reference electric potential output pin AREF. The capacitors C1, C2 are connected in parallel between the anode and the reference terminal. The reference terminal is electrically connected to the negative input pins IN1−, IN2− of the first comparator unit U1 and the negative input pin IN1− of the second comparator unit U2 to provide the reference electric potential Vref. The working power supply VDD is electrically connected to the reference electric potential output pin AREF via the resistor R13. The detection pins PD0, PD1, PD2 are respectively electrically connected to the feedback pins PG0, PG1, PG2. The display module 13 is electrically connected to the processor 121.
Also referring to FIG. 3, the second detection module 14 is configured for detecting power provided to the PCI device 200 by the PCI connector 300. The second detection module 14 includes a plurality of power detection circuits 141, 142, 143 corresponding to the power pins 301 a, 301 b, 301 c. The power pins 301 a, 301 b, 301 c are electrically connected to the PCI device 200 via the respective power detection circuits 141, 142, 143, and thus provide the electric potentials to the PCI device 200 via the power detection circuits 141, 142, 143. The power detection circuits 141, 142, 143 are all electrically connected to the processor module 12.
Each of the power detection circuits 141, 142, 143 includes a differential amplifier circuit 14 a, a voltage divider circuit 14 b, and a resistor R14. In each of the power detection circuits 141, 142, 143, the differential amplifier circuit 14 a and the resistor R14 are electrically connected in parallel between the power pin 301 a/301 b/301 c corresponding to the power detection circuit 141/142/143 and the PCI device 200. The voltage divider circuit 14 b is electrically connected between the resistor R14 and the PCI device 200. Both the differential amplifier circuit 14 a and the voltage divider circuit 14 b are electrically connected to the processor 121.
In use, the power pins 301 a, 301 b, and 301 c respectively output electric potentials with voltage values of 5V, 3.3V, and 12V to the PCI device 200 via the power detection circuits 141, 142, 143. The processor 12 outputs a predetermined electric potential to the voltage regulator U3 and correspondingly generates the reference electric potential Vref. The reference electric potential Vref is transmitted to the negative input pins IN1−, IN2− of the first comparator unit U1 and the negative input pin IN1− of the second comparator unit U2. The capacitors C1, C2 can filter any unwanted alternating portions of the reference electric potential Vref. The resistor R13 serves as a pull-up resistor to hold the reference electric potential Vref at a predetermined value.
According to inherent characteristics of LM393 chips, in each of the first comparator unit U1 and the second comparator unit U2, the positive input pin IN1+, the negative input pin IN1−, and the output pin OUT1 form one comparator circuit, and the positive input pin IN2+, the negative input pin IN2−, and the output pin OUT2 form another comparator circuit. In each of the comparators, the output pin OUT1/OUT2 outputs a relatively higher voltage level (e.g., a predetermined logic 1) when an electric potential on the positive input pin IN1+/IN2+ is higher than an electric potential on the negative input pin IN1−/IN2−, and outputs a relatively lower voltage level (e.g., a predetermined logic 0) when the electric potential on the positive input pin IN1+/IN2+ is lower than the electric potential on the negative input pin IN1−/IN2−.
Thus, the first comparator unit U1 compares the electric potentials provided by the power pins 301 a, 301 b with the reference electric potential Vref, and the second comparator unit U2 compares the electric potential provided by the power pins 301 c with the reference electric potential Vref. The output pin OUT1 of the first comparator U1 outputs the relatively higher voltage level to the processor 121 via the feedback pin PG0 and the detection pin PD0 when the electric potential provided by the power pin 301 a is higher than the reference electric potential Vref, and outputs the relatively lower voltage level to the processor 121 via the feedback pin PG0 and the detection pin PD0 when the electric potential provided by the power pin 301 a is lower than the reference electric potential Vref. In this way, the processor 121 can continuously detect changes in voltage values of the electric potential provided by the power pin 301 a. According to the voltage value changes of the electric potential provided by the power pin 301 a detected within predetermined periods, the processor 121 can determine the time sequence of the electric potential provided by the power pin 301 a. By similar methods, the processor 121 can detect voltage value changes of the electric potentials provided by the power pins 301 b and 301 c, and determine the time sequences of the electric potentials provided by those power pins. The display module 13 can display the time sequences (e.g., in the form of waveforms or the like) of the electric potentials of the power pins 310 a, 301 b, and 310 c.
The second detection module 14 is used to detect power provided to the PCI device 200 by the PCI connector 300. In each of the power detection circuits 141, 142, and 143, the differential amplifier circuit 14 a amplifies any difference between electric potentials on two ends of the resistor R14. The processor 121 obtains an amplified value of the electrical potential difference from the differential amplifier circuit 14 a, and calculates a value of current passing through the resistor R14 according to the amplified value of the electrical potential difference, an amplifying multiple of the differential amplifier circuit, and a resistance value of the resistor R14. The current passing through the resistor R14 substantially equates the amount of current provided to the PCI device 200 by the power pin 301 a/301 b/301 c corresponding to the power detection circuit 141/142/143. At the same time, through the voltage divider circuit 14 b, the processor 121 detects a value of the electric potential provided to the PCI device 200 by the power pin 301 a/301 b/301 c corresponding to the power detection circuit 141/142/143. In this way, the processor 121 can calculate individual power levels provided to the PCI device 200 by each of the power pins 301 a, 301 b, and 301 c. Values of the electric potential, the amount of current, and thus power provided to the PCI device 200 by each of the power pins 301 a, 301 b, 301 c can be displayed by the display module 13.
According to the above-described disclosure, the electrical parameter detection device 100 can detect power and time sequences of the electric potentials provided to the PCI device 200 by each of the power pins 301 a, 301 b, 301 c of the PCI connector 300. If any differences between the time sequences of the electric potentials provided by the power pins 301 a, 301 b, 301 c cause a failure of the PCI device 200, it is easy to establish reasons of the failure and take action to clear the failure according to the time sequences of the electric potentials provided by the power pins 301 a, 301 b, 301 c.
In this embodiment, the comparator of the second comparator unit U2, which comprises the positive input pin IN2+, the negative input pin IN2−, and the output pin OUT2, is idle. If the PCI connector 300 has four power pins, the fourth power pin can be electrically connected to this comparator, according to the above-described method. Correspondingly, the processor 121 can include a fourth detection pin electrically connected to the comparator for detecting the time sequence of an electric potential provided by the fourth power pin, according to the above-described method. The second detection module 14 can include a fourth power detection circuit (i.e., similar to the power detection circuits 141, 142, and 143), which electrically connects the fourth power pin to the PCI device 200 and detects power provided to the PCI device 200 by the fourth power pin, according to the above-described method.
If the PCI connector 300 includes more than four power pins, the first detection module 11 can include more than two comparator units (i.e., similar to the first and second comparator units U1 and U2), and the second detection module 14 can include more than four power detection circuits (i.e., similar to the power detection circuits 141, 142, and 143). The additional comparator units and power detection units can be electrically connected to the additional power pins, to the processor 121, and to the PCI device 200 and detect the time sequences and power levels of electric potentials provided by the additional power pins, according to the above-described methods.
It is to be further understood that even though numerous characteristics and advantages of the present embodiments have been set forth in the foregoing description, together with details of structures and functions of various embodiments, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the present invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

Claims (8)

What is claimed is:
1. An electrical parameter detection device for detecting electrical parameters of a peripheral component interconnect (PCI) connector including a plurality of power pins, comprising:
a processor module;
a first detection module electrically connected to the processor module and all of the power pins of the PCI connector, the processor module continuously detecting voltage values of electric potentials provided by each of the power pins of the PCI connector using the first detection module, and determining time sequences of the electric potentials provided by each of the power pins of the PCI connector according to the voltage values of the electric potentials provided by each of the power pins of the PCI connector; and
a second detection module electrically connected to the processor module and all of the power pins of the PCI connector, the processor module detecting the amount of power provided by each of the power pins of the PCI connector using the second detection module.
2. The electrical parameter detection device as claimed in claim 1, wherein the first detection module includes a plurality of comparator units, the comparator units comparing the electric potentials provided by each of the power pins of the PCI connector with a predetermined reference electric potential to detect the time sequences of the electric potentials provided by each of the power pins of the PCI connector.
3. The electrical parameter detection device as claimed in claim 2, wherein each of the comparator units compares the electric potential provided by at least one of the power pins of the PCI connector with the reference electric potential, and outputs a relatively higher voltage level to the processor module when the electric potential provided by the power pin is higher than the reference electric potential, and outputs a relatively lower voltage level to the processor module when the electric potential provided by the power pin is lower than the reference electric potential.
4. The electrical parameter detection device as claimed in claim 3, wherein each of the comparator units includes two output pins corresponding to two of the power pins of the PCI connector, and compares the electric potentials provided by the two power pins with the reference electric potential; and each of the two output pins outputs the relatively higher voltage level to the processor module when the electric potential provided by the power pin corresponding to the output pin is higher than the reference electric potential, and outputs the relatively lower voltage level to the processor module when the electric potential provided by the power pin corresponding to the output pin is lower than the reference electric potential.
5. The electrical parameter detection device as claimed in claim 2, wherein the reference electric potential is generated by the processor module.
6. The electrical parameter detection device as claimed in claim 1, wherein the second detection module includes a plurality of power detection circuits corresponding to all of the power pins of the PCI connector, and each of the power pins is electrically connected to a PCI device via the power detection circuit corresponding to the power pin to provide the electric potentials to the PCI device, and is further electrically connected to the processor module via the power detection circuit corresponding to the power pin.
7. The electrical parameter detection device as claimed in claim 6, wherein each of the power detection units includes a differential amplifier circuit, a voltage divider circuit, and a resistor, the differential amplifier circuit and the resistor are electrically connected in parallel between the power pin corresponding to the power detection circuit and the PCI device, the voltage divider circuit is electrically connected between the resistor and the PCI device, and both the differential amplifier circuit and the voltage divider circuit are electrically connected to the processor module.
8. The electrical parameter detection device as claimed in claim 7, wherein the processor module detects a value of current passing through the resistor of each of the power detection units by the differential amplifier circuit, detects a value of the electric potential provided by the power pin corresponding to the power detection circuit by the voltage divider circuit, and thereby calculates the amount of power provided by the power pin corresponding to the power detection circuit.
US13/424,394 2011-11-21 2012-03-20 Electrical parameter detection device for peripheral component interconnect devices Expired - Fee Related US8872521B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201110370981.5 2011-11-21
CN2011103709815A CN103123373A (en) 2011-11-21 2011-11-21 Electrical parameter testing device
CN201110370981 2011-11-21

Publications (2)

Publication Number Publication Date
US20130127447A1 US20130127447A1 (en) 2013-05-23
US8872521B2 true US8872521B2 (en) 2014-10-28

Family

ID=48426163

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/424,394 Expired - Fee Related US8872521B2 (en) 2011-11-21 2012-03-20 Electrical parameter detection device for peripheral component interconnect devices

Country Status (3)

Country Link
US (1) US8872521B2 (en)
CN (1) CN103123373A (en)
TW (1) TWI425232B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108376967A (en) * 2018-02-23 2018-08-07 扬州海通电子科技有限公司 A kind of multiple-channel output low voltage difference overcurrent protector
CN115932425A (en) * 2021-08-24 2023-04-07 三赢科技(深圳)有限公司 Test method of electronic product, electronic device and storage medium
CN116028284B (en) * 2022-08-18 2023-10-20 荣耀终端有限公司 Electronic equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5712754A (en) * 1996-04-15 1998-01-27 Compaq Computer Corporation Hot plug protection system
US6529987B1 (en) * 1999-09-08 2003-03-04 Intel Corporation Hot pluggins in a PCI bus system
US20070136025A1 (en) * 2005-12-09 2007-06-14 Hon Hai Precision Industry Co., Ltd. Usb port tester
US20100301886A1 (en) * 2009-06-01 2010-12-02 Inventec Corporation Test board

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69317528T2 (en) * 1992-12-15 1998-09-10 Koninkl Philips Electronics Nv Integrated circuit with an electrically adjustable parameter
US5933609A (en) * 1996-04-08 1999-08-03 Vlsi Technology, Inc. Method and system for hot docking a portable computer to a docking station via the primary PCI bus
US6590799B1 (en) * 2002-05-29 2003-07-08 Agilent Technologies, Inc. On-chip charge distribution measurement circuit
US8185230B2 (en) * 2002-08-22 2012-05-22 Advanced Micro Devices, Inc. Method and apparatus for predicting device electrical parameters during fabrication
US7590890B2 (en) * 2006-08-23 2009-09-15 Micrel, Inc. Hot-swap power controller generating sequenced power-good signals
CN101930025B (en) * 2009-06-22 2013-08-07 研祥智能科技股份有限公司 Power dissipation testing device
US8275560B2 (en) * 2009-09-10 2012-09-25 Intel Corporation Power measurement techniques of a system-on-chip (SOC)
CN101753212B (en) * 2009-12-30 2012-11-21 武汉电信器件有限公司 Detecting device and detecting method of time sequence parameters of small package pluggable transceiver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5712754A (en) * 1996-04-15 1998-01-27 Compaq Computer Corporation Hot plug protection system
US6529987B1 (en) * 1999-09-08 2003-03-04 Intel Corporation Hot pluggins in a PCI bus system
US20070136025A1 (en) * 2005-12-09 2007-06-14 Hon Hai Precision Industry Co., Ltd. Usb port tester
US20100301886A1 (en) * 2009-06-01 2010-12-02 Inventec Corporation Test board

Also Published As

Publication number Publication date
US20130127447A1 (en) 2013-05-23
TWI425232B (en) 2014-02-01
TW201321775A (en) 2013-06-01
CN103123373A (en) 2013-05-29

Similar Documents

Publication Publication Date Title
US20130265076A1 (en) Adapter board and dc power supply test system using same
US20130179603A1 (en) Apparatus and method of identifying a usb or an mhl device
WO2017185247A1 (en) Chip testing method and device
US9312745B2 (en) Universal power supply system
US20170179744A1 (en) Method for Identifying Type of Cable, Power Adapter and Cable
US20120153993A1 (en) Usb port detecting circuit
US20170060214A1 (en) Indication system and electronic device utilizing the same
CN103902432A (en) Electronic device and USB interface connecting condition indicating circuit thereof
CN104007353A (en) Interface detection circuit
US8872521B2 (en) Electrical parameter detection device for peripheral component interconnect devices
US9286255B2 (en) Motherboard
US20140211353A1 (en) Protection circuit for fan control chip
CN106405279A (en) POS terminal card function module antistatic effect test method
WO2016070484A1 (en) Feedback separated circuit, and motherboard and daughterboard combination detection method therefor
US7996175B2 (en) PCI load card
US20160149402A1 (en) Usb esd protection circuit
US9728958B2 (en) Current electronic distributing device
CN103970190A (en) Mainboard with two display interfaces
EP3458867B1 (en) Assessment of powering modes for dc-powered devices
US9388814B2 (en) Power circuit for different fans
US20100308779A1 (en) System, method and apparatus to automatically detect a type of a variable output dc power source
CN106647958A (en) Server rack
US20130328580A1 (en) Test circuit for power supply unit
CN102385018B (en) External equipment connection sensing circuit
US8635482B2 (en) Motherboard with delay circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: HONG FU JIN PRECISION INDUSTRY (SHENZHEN) CO., LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, YA-JUN;LUO, QI-YAN;CHEN, PENG;AND OTHERS;REEL/FRAME:027889/0511

Effective date: 20120301

Owner name: HON HAI PRECISION INDUSTRY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, YA-JUN;LUO, QI-YAN;CHEN, PENG;AND OTHERS;REEL/FRAME:027889/0511

Effective date: 20120301

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Expired due to failure to pay maintenance fee

Effective date: 20181028