US6539472B1 - Reboot control unit and reboot control method - Google Patents

Reboot control unit and reboot control method Download PDF

Info

Publication number
US6539472B1
US6539472B1 US09/326,794 US32679499A US6539472B1 US 6539472 B1 US6539472 B1 US 6539472B1 US 32679499 A US32679499 A US 32679499A US 6539472 B1 US6539472 B1 US 6539472B1
Authority
US
United States
Prior art keywords
computer
reboot
board
register
control section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/326,794
Inventor
Mitsushiro Fujishima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI K.K. reassignment MITSUBISHI DENKI K.K. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJISHIMA, MITSUSHIRO
Application granted granted Critical
Publication of US6539472B1 publication Critical patent/US6539472B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4418—Suspend and resume; Hibernate and awake

Definitions

  • the present invention relates to a reboot control unit and a reboot control method for a control unit with an auxiliary computer connected to a main computer so as to perform reboot processing discretely to the main computer and auxiliary computer.
  • a control unit using a personal computer generally has a control board or a control card (described as NC board hereinafter) with a built-in central processing unit (described as CPU hereinafter) connected to an extended bus of the PC, and provides controls over a device such as a servo amplifier connected to the NC board through operation of the PC.
  • This type of control unit (described as PC-NC unit hereinafter) sometimes stops the operations of the system and performs reboot processing for booting the system again when important initial parameters (described as machine parameters hereinafter) according to machine components such as a number of servo amplifiers and a number of motors connected to the control unit or setting of a series are changed.
  • a conventional type of PC-NC unit supplies a signal for resetting a control section inside the PC (described as PC control section hereinafter) also to an NC board through an extended bus. Accordingly, even when reboot processing is required to only either one of the PC and NC board, the reboot processing is resultantly executed to both the PC and NC board.
  • FIG. 7 is a flow chart showing a sequence of processing when a machine parameter is set for making an adjustment to a machine such as a servo amplifier and a motor connected to the conventional type of PC-NC unit.
  • a machine parameter is set by an operator, and the parameter is inputted into a PC through an input device such as a keyboard or the like connected the PC (step S 1 ).
  • a PC control section automatically determines whether the inputted parameter can be changed during operation of a system or the system has to be rebooted (step S 2 ), and when it is determined that rebooting is not required, a standby status to input the next parameter is effected. When it is determined that rebooting is required, a notice to that effect is sent to the operator by displaying a message on a display unit connected to the PC. The operator performs reboot operation to the PC-NC unit thereby (step S 3 ).
  • the CPU of the NC board ends communications with the servo amplifier or the remote I/O connected to the NC board, ends application software/s operating on the NC board or terminates the driver/s, and ends the operating system (OS) (step S 4 ).
  • the PC control section also ends application software/s operating on the PC, terminates the driver/s (step S 5 ), and ends the operating system (OS) of the PC (step S 6 ).
  • the PC control section starts the operating system of the PC (step S 8 ), and starts the driver/s and application software/s for the PC (step S 9 ).
  • the CPU of the NC board starts the operating system, driver/s, and application software/s of the NC board (step S 10 ).
  • the CPU of the NC board restarts the system after setting the machine parameter.
  • software may be reset by validating the register with system manager and application software for the PC.
  • FIG. 8 is a block diagram schematically showing the conventional type of PC-NC unit which enables rebooting only of the PC.
  • This PC-NC unit 100 has a PC control section 1 and an NC board 2 connected to each other through an expansion slot 16 connected to a PC extended bus 15 .
  • the PC control section 1 comprises a CPU peripheral circuit 13 connected to a CPU 11 and a memory 12 and which in turn is connected to the PC extended bus 15 , and operates independently from the NC board 2 according to, for example, the operating system for the PC stored in the memory 12 .
  • the NC board 2 also comprises a CPU peripheral circuit 24 connected to a CPU 21 , a memory 22 , an external-communication interface 23 and which in turn is connected to the expansion slot 16 , and operates independently from the PC control section 1 according to, for example, the operating system for the NC board stored in the memory 22 .
  • the external-communication interface 23 is connected to a servo amplifier 110 and to a remote I/O unit 120 through a communication cable or the like.
  • the CPU peripheral circuit 13 of the PC control section 1 is connected to a reset switch 14 .
  • a reset signal is outputted to the CPU 11 and the expended bus 15 and reboot processing of the PC control section 1 is executed.
  • the CPU peripheral circuit 13 also outputs a reset request signal RSTDRV* to the CPU peripheral circuit 24 of the NC board 2 through the expansion slot 16 .
  • RSTDRV* reset request signal
  • the CPU peripheral circuit 24 of the NC board 2 outputs a reset signal to the CPU 21 of the NC board 2 when it receives a reset request signal RSTDRV*, and also outputs a reset signal to the servo amplifier 110 and the remote I/O unit 120 through the external-communication interface 23 .
  • the reboot processing of the NC board 2 is executed thereby.
  • This PC-NC unit 100 has a switch 25 provided on a signal path for the reset request signal RSTDRV* and when this switch 25 is OFF, the reset request signal RSTDRV* is not inputted into the NC board 2 so that only the PC control section 1 is reset.
  • the auxiliary computer in a register the auxiliary computer is set as an object for reboot processing, so that a logic circuit validates a reset signal for starting the reboot processing to the auxiliary computer while a main computer is kept on operating.
  • a register in a register the main computer is set as an object for reboot processing, so that a logic circuit invalidates a reset signal for starting the reboot processing to the auxiliary computer when the main computer is to be rebooted.
  • a plurality of main computers or a plurality of auxiliary computers each have specific information for identification, and any computer as an object for reboot processing is identified by using the information for identification.
  • auxiliary computer when the auxiliary computer is set as an object for reboot processing, software being used by the auxiliary computer are ended, then the auxiliary computer is reset while the main computer is operating, and the software that was running on the auxiliary computer before resetting is restarted.
  • the main computer when the main computer is set as an object for reboot processing, data required for operating the auxiliary computer while the main computer is being reboot is stored in the auxiliary computer, software being used by the main computer ended, the main computer is reset while the auxiliary computer is still operating, and the software that was running on the main computer before resetting is restarted.
  • FIG. 1 is a block diagram showing one example of the PC-NC unit according to the present invention.
  • FIG. 2 is a block diagram showing one example of a reset control circuit of the PC-NC unit
  • FIG. 3 is a view showing a truth table of a logic circuit for the reset control circuit
  • FIG. 4 is a simulated view showing one example of status information for setting data on reboot processing as well as of memory space therefor;
  • FIG. 5 is a flow chart showing one example of reboot processing only to the NC board of the PC-NC unit
  • FIG. 6 is a flow chart showing one example of reboot processing only to the PC control section of the PC-NC unit
  • FIG. 7 is a flow chart showing setting of a machine parameter in the conventional type of PC-NC unit.
  • FIG. 8 is a block diagram schematically showing the conventional type of PC-NC unit which enables rebooting of only the PC.
  • FIG. 1 is a block diagram showing one example of the PC-NC unit according to the present invention.
  • This PC-NC unit 300 has a PC control section 3 as a main computer and an NC board 4 as an auxiliary computer connected to each other through an expansion slot 36 connected to a PC extended bus 35 .
  • the PC control section 3 comprises a CPU 31 , a memory 32 , and a CPU peripheral circuit 33 .
  • the CPU peripheral circuit 33 is connected to the CPU 31 , memory 32 , a reset switch 34 , and the PC extended bus 35 .
  • the PC control section 3 operates independently from the NC board 4 according to, for example, the operating system stored in the memory 32 .
  • the NC board 4 comprises a CPU 41 , a memory 42 , an external-communication interface 43 , a CPU peripheral circuit 44 , and a reset control circuit 5 for providing controls for reboot processing to the NC board 4 .
  • the reset control circuit 5 is connected to the expansion slot 36 through a bus and also connected to the CPU peripheral circuit 44 through an internal bus 45 .
  • the NC board 4 operates independently from the PC control section 3 according to, for example, the operating system for the NC board stored in the memory 42 .
  • the external-communication interface 43 is connected to a servo amplifier 110 and a remote I/O unit 120 through a communication cable or the like as equipment to be controlled.
  • the reset control circuit 5 receives a reset request signal RSTDRV* from the CPU peripheral circuit 33 of the PC control section 3 through the expansion slot 36 .
  • This reset request signal RSTDRV* has generally at HIGH level because of a relatively high potential, however it enters into a LOW level having a relatively low potential at the time of reboot processing to the PC control section 3 and is validated.
  • the reset control circuit 5 outputs a reset signal RST* to the CPU peripheral circuit 44 of the NC board 4 , and the CPU peripheral circuit 44 having received this signal outputs the reset signal RST* to the CPU 41 of the NC board 4 and also outputs the reset signal RST* to the servo amplifier 110 and the remote I/O unit through the external-communication interface 43 .
  • FIG. 2 is a block diagram showing one example of the reset control circuit 5 .
  • the reset control circuit 5 comprises two address decoders 51 and 52 , two data buffers 53 and 54 , two registers 55 and 56 , a double-ported memory 57 , two inverters G 1 and G 4 , a double-input AND gate G 2 , and a double-input OR gate G 3 . It should be noted that the expansion slot 36 is omitted in FIG. 2 .
  • the double-ported memory 57 has two input/output ports and the memory is connected to the data buffer 53 through a data bus 67 and data buffer 54 through a data bus 68 .
  • the PC control section 3 and NC board 4 can transact setting data for reboot processing therebetween through this double-port memory 57 .
  • the register 55 and register 56 are connected to the data buffer 53 through the data bus 67 .
  • the register 55 and register 56 are described hereinafter as REG 0 register 55 and REG 1 register 56 respectively to differentiate between the two.
  • the address decoder 51 is connected to the PC extended bus 35 through a control bus 61 and an address bus 62 , and decodes an address outputted to the PC extended bus 35 . Further, the address decoder 51 outputs an enable signal to the REG 0 register 55 , REG 1 register 56 , and to the double-port memory 57 .
  • the data buffer 53 is connected to the PC extended bus 35 through a data bus 63 , stores therein data outputted to the PC extended bus 35 once, and transfers the data to the REG 0 register 55 , REG 1 register 56 , or the double-port memory 57 .
  • the address decoder 52 is connected to the NC board internal bus 45 through a control bus 64 and an address bus 65 , and decodes an address outputted to the internal bus 45 . Further, the address decoder 52 outputs an enable signal to the double-port memory 57 .
  • the data buffer 54 is connected to the NC board internal bus 45 through a data bus 66 , stores therein data outputted to the internal bus 45 once, and transfers the data to the double-port memory 57 .
  • the inverter G 1 receives a reset request signal RSTDRV* sent from the CPU peripheral circuit 33 of the PC control section 3 as an input signal, and outputs an inverted signal RSTDRV thereof.
  • the AND gate G 2 receives the inverted signal RSTDRV and an output signal from the REG 0 register 55 as input signals.
  • the OR gate G 3 receives an output signal from the AND gate G 2 and an output signal from the REG 1 register 56 as input signals.
  • the inverter G 4 inverts the output signal RST from the OR gate G 3 and outputs a reset signal RST* to the CPU peripheral circuit 44 through the NC board internal bus 45 .
  • FIG. 3 is a truth table showing a relation between reset signals RSTDRV*, values stored in the REG 0 register 55 , values stored in the REG 1 register 56 , and reset signals RST*.
  • the value stored in the REG 0 register 55 is “0”, namely when the potential of the output signal from the REG 0 register 55 is LOW level and if the value stored in the REG 1 register 56 is “0” regardless of a potential level of the reset signal RSTDRV*, a reset signal RST* to the NC board becomes HIGH and is invalidated.
  • the reset signal RST* becomes LOW and is validated.
  • the reset signal RST* becomes LOW and is validated.
  • the reset signal RST* is equivalent to the reset request signal RSTDRV*. Namely, if the reset request signal RSTDRV* is valid (namely, LOW level), the reset signal RST* is also validated (namely, LOW level).
  • the reset signal RST* is validated regardless of the level of the reset request signal RSTDRV*.
  • the reset signal RST* is invalidated regardless of the level of the reset request signal RSTDRV*.
  • the reset signal RST* is equivalent to the reset request signal RSTDRV*.
  • the values stored in the REG 0 register 55 and REG 1 register 56 are controlled by the PC control section 3 , which allows the reboot processing to be executed to only either the PC control section 3 or the NC board 4 or to both the PC control section 3 and the NC board 4 .
  • FIG. 4 is a simulated view showing one example of status information for setting data on reboot processing as well as of memory space therefor.
  • 16-bit data for a particular address for example, an address of 5000h on memory space accessible from the CPU 31 of the PC control section 3
  • 16-bit data for a particular address for example, an address of 3000h on memory space accessible from the CPU 41 of the NC board 4 are used for allocating reboot setting data for MEM 0 to MEM 2 and values of REG 0 and REG 1 for the REG 0 register 55 and REG 1 register 56 to the address of 5000h on the memory space, and also allocating reboot setting data for MEM 0 to MEM 2 to the address of 3000h on the memory space.
  • the address (5000h) is decoded by the address decoder 51 , while the REG 0 and REG 1 of the data outputted to the PC extended bus 35 are stored in the REG 0 register 55 and REG 1 register 56 respectively through the data buffer 53 .
  • the REG 0 register 55 and REG 1 register 56 in the reset control circuit 5 can be controlled from the PC control section 3 , and hence a combination of the reset request signal RSTDRV* and the reset signal RST* can be controlled.
  • the reboot setting data MEM 0 , MEM 1 , and MEM 2 is stored in the double-port memory 57 through the data buffer 53 .
  • the address of 3000h is outputted to the NC board internal bus 45
  • the address (3000h) is decoded by the address decoder 52 , and, of the data outputted to the NC board internal bus 45 , the reboot setting data MEM 0 , MEM 1 , and MEM 2 is stored in the double-port memory 57 through the data buffer 54 .
  • the PC control section 3 accesses the data in the address of 5000h on this memory space periodically, and the NC board 4 accesses the data in the address of 3000h periodically.
  • the PC control section 3 and NC board 4 can read or write status information for rebooting, namely the reboot setting data MEM 0 , MEM 1 , and MEM 2 from or into each address.
  • MEM 0 is the data indicating decision as to whether rebooting is to be requested from the PC control section 3 to the NC board 4 (or from the NC board 4 to the PC control section 3 ) or not, and the data is “1” when it is decided that the rebooting is requested, and the data is “0” when it is decided that the rebooting is not to be requested.
  • MEM 1 is the data indicating decision as to whether rebooting is to be permitted to the side that has requested the rebooting or not, and the data is “1” when it is decided that the rebooting is to be permitted, and the data is “0” when it is decided that the rebooting is not to be permitted.
  • MEM 2 is the data indicating decision as to whether a notice to the effect that rebooting has been completed is to be sent to the side that has been permitted the rebooting or not, and the data is “1” when it is decided that the notice is to be sent and the data is “0” when it is decided that the notice is not to be sent.
  • any device having requested the rebooting writes any of identifying information ID 0 to ID 3 for a board to be rebooted in the double-port memory 57 and sends the notice to a target device.
  • the PC control section 3 when requesting rebooting to its own, the PC control section 3 writes 0h (h indicates a hex) in the identifying information ID 0 to ID 3 , when requesting rebooting to the first NC board, the PC control section 3 writes 1h therein, and writes 2h therein when requesting rebooting to the second NC board.
  • step S 11 when a machine parameter having set by an operator to adjust a machine such as a servo amplifier and a motor is inputted into the PC-NC unit 300 (step S 11 ), the PC-NC unit 300 determines whether the parameter can be changed without rebooting or the system has to be rebooted once (step S 12 ). When it is determined that rebooting is not required, the PC-NC unit 300 enters a standby status of inputting the next parameter.
  • the PC control section 3 sets, for example, “1” in the MEM 0 and requests the NC board 4 to execute the rebooting.
  • the NC board 4 finds a value of “1” in MEM 0 performs the processing such as ending of communications with a device such as the servo amplifier 110 or remote I/O unit 120 , ending of the operating system and application software/s running on the NC board 4 , and terminating of the driver/s (step S 14 ).
  • the NC board 4 sets, for example, “1” in MEM 1 and permits the rebooting.
  • the PC control section 3 finds a value of “1” in MEM 1 performs the processing such as ending the application software/s running on the PC control section 3 and terminating the driver/s during its execution related to the NC board 4 .
  • the NC board 4 rewrites a combination of values of REG 0 and REG 1 so that the reset request signal RSTDRV* and the reset signal RST* are invalidated and validated respectively. Namely, the PC control section 3 rewrites these values in such a way that the NC board 4 is reset while the PC control section 3 is operating.
  • the NC board 4 When the operator operates the reset switch 34 (step S 15 ), the NC board 4 performs the processing such as starting of the operating system and application software/s running on the NC board 4 , starts up the driver/s, and starts communications with the servo amplifier 110 or the remote I/O unit 120 or the like (step S 16 ), and restarts the system after the machine parameter is set. Then, the NC board 4 sets, for example, “1” in MEM 2 and sends a notice to the PC control section 3 indicating that the rebooting has completed. When the PC control section 3 finds “1” in MEM 2 it restarts the application software/s and driver/s related to the NC board 4 .
  • the PC control section 3 rewrites a combination of values of REG 0 with REG 1 so that the reset request signal RSTDRV* and the reset signal RST* are invalidated and validated respectively. Namely, PC control section 3 rewrites these values in such a way that the PC control section 3 is reset while the NC board 4 is operating (step S 21 ).
  • the PC control section 3 sets, for example, “1” in MEM 0 , with which a notice that the PC control section itself is to be rebooted is sent to the NC board 4 . Namely, the rebooting to the PC control section 3 is requested.
  • the PC control section 3 transfers all the data required for the NC board 4 to provide controls on its own over the servo amplifier 110 or the like during the reboot processing to a memory such as the memory 42 inside the NC board 4 through the double-port memory 57 and the NC board 4 stores the data therein (step S 22 ).
  • the NC board 4 sets, for example, “1” in MEM 1 and permits the rebooting of the PC control section 3 to the PC control section 3 .
  • the PC control section 3 informs the operator that the rebooting is permitted by displaying a notice on the screen of the display unit or the like. Then the reboot operation of the system is executed by the operator (step S 23 ), the PC control section 3 performs the processing such as ending of the operating system and the application software/s running on the PC control section 3 , and terminating the driver (step S 24 ).
  • the PC control section 3 When the operator operates the reset switch 34 (step S 25 ), the PC control section 3 performs the processing such as starting of the operating system and application software/s of the PC control section 3 , starting the driver/s (step S 26 ), and restarts the system. Then, the PC control section 3 sets, for example, “1” in MEM 2 , and sends a notice to the NC board 4 indicating that the rebooting has completed. It is assumed herein that the power is supplied to the NC board 4 even when the PC control section 3 is rebooted.
  • a software reset may be used in which an ordinary register for reset provided inside the PC control section 3 (not shown) is validated with the help of system manager or application software.
  • the reset signal RST* can be validated even when the reset request signal RSTDRV* outputted from the PC control section 3 is invalid, and hence only the NC board 4 can be rebooted without rebooting the PC control section 3 , which allows the time required for rebooting the system to be reduced.
  • the PC control section 3 it is possible to reduce the rebooting time after parameters for adjustment to machines such as the servo amplifier 110 and remote I/O unit 120 are set. Especially, when a parameter that requires the reboot processing to be performed repeatedly has to be adjusted, the time required for the machine adjustment can be reduced and efficiency of the adjustment operation is enhanced. Then, the present invention is especially effective in a case where much time is required for starting up basic software of the PC control section 3 .
  • the reset signal RST* can be invalidated when the reboot processing is executed to the PC control section 3 , and hence the PC control section 3 can be rebooted while the NC board 4 is continuing to control, which allows machining processing with a machine connected to the NC board 4 to be continued during the reboot processing to the PC control section 3 .
  • the PC-NC unit 300 can be restored to its normal condition by rebooting only the PC control section 3 , so that reliability of the system is enhanced.
  • the logic circuit section of the reset control circuit 5 is not limited to the configuration with the inverters G 1 and G 4 , AND gate G 2 , and OR gate G 3 .
  • the auxiliary computer in a register the auxiliary computer is set as an object for reboot processing, so that a logic circuit validates a reset signal for starting the reboot processing to the auxiliary computer while a main computer is kept on operating, so that the reboot processing can be executed only to the auxiliary computer.
  • the main computer in a register the main computer is set as an object for reboot processing, so that a logic circuit invalidates a reset signal for starting the reboot processing to the auxiliary computer when the main computer is to be rebooted, so that the reboot processing can be executed only to the main computer.
  • a plurality of main computers or a plurality of auxiliary computers each have specific information for identification, and any computer as an object for reboot processing is identified by using the information for identification, so that the reboot processing can discretely be executed to the plurality of main computers or the plurality of auxiliary computers.
  • auxiliary computer when the auxiliary computer is set as an object for reboot processing, software being used by the auxiliary computer are ended, then the auxiliary computer is reset while the main computer is operating, and the software that was running on the auxiliary computer before resetting is restarted, so that the reboot processing can be executed only to the auxiliary computer.
  • the main computer when the main computer is set as an object for reboot processing, data required for operating the auxiliary computer while the main computer is being reboot is stored in the auxiliary computer, software being used by the main computer ended, the main computer is reset while the auxiliary computer is still operating, and the software that was running on the main computer before resetting is restarted, so that the reboot processing can be executed only to the main computer.

Abstract

An input/output circuit in which a reset control circuit is provided in an NC board, and a logic circuit comprising a REG0 register and a REG1 register each for setting an object for reboot processing, two inverters, an AND gate, and an OR gate is provided in the reset control circuit. According to the setting in the registers, a reset signal RST* for starting reboot processing to the NC board while a PC control section is kept on operating is validated by the logic circuit. On the other hand the reset signal RST* is invalidated by the logic circuit when the reboot processing is executed to the PC control section.

Description

FIELD OF THE INVENTION
The present invention relates to a reboot control unit and a reboot control method for a control unit with an auxiliary computer connected to a main computer so as to perform reboot processing discretely to the main computer and auxiliary computer.
BACKGROUND OF THE INVENTION
A control unit using a personal computer (described as PC hereinafter) generally has a control board or a control card (described as NC board hereinafter) with a built-in central processing unit (described as CPU hereinafter) connected to an extended bus of the PC, and provides controls over a device such as a servo amplifier connected to the NC board through operation of the PC. This type of control unit (described as PC-NC unit hereinafter) sometimes stops the operations of the system and performs reboot processing for booting the system again when important initial parameters (described as machine parameters hereinafter) according to machine components such as a number of servo amplifiers and a number of motors connected to the control unit or setting of a series are changed.
A conventional type of PC-NC unit supplies a signal for resetting a control section inside the PC (described as PC control section hereinafter) also to an NC board through an extended bus. Accordingly, even when reboot processing is required to only either one of the PC and NC board, the reboot processing is resultantly executed to both the PC and NC board.
FIG. 7 is a flow chart showing a sequence of processing when a machine parameter is set for making an adjustment to a machine such as a servo amplifier and a motor connected to the conventional type of PC-NC unit. When this processing is started, at first, the machine parameter is set by an operator, and the parameter is inputted into a PC through an input device such as a keyboard or the like connected the PC (step S1).
A PC control section automatically determines whether the inputted parameter can be changed during operation of a system or the system has to be rebooted (step S2), and when it is determined that rebooting is not required, a standby status to input the next parameter is effected. When it is determined that rebooting is required, a notice to that effect is sent to the operator by displaying a message on a display unit connected to the PC. The operator performs reboot operation to the PC-NC unit thereby (step S3).
When the reboot processing is started, the CPU of the NC board ends communications with the servo amplifier or the remote I/O connected to the NC board, ends application software/s operating on the NC board or terminates the driver/s, and ends the operating system (OS) (step S4). The PC control section also ends application software/s operating on the PC, terminates the driver/s (step S5), and ends the operating system (OS) of the PC (step S6).
When the operator resets the PC by operating a reset switch thereof (step S7), the PC control section starts the operating system of the PC (step S8), and starts the driver/s and application software/s for the PC (step S9). While the CPU of the NC board starts the operating system, driver/s, and application software/s of the NC board (step S10). Thus, the CPU of the NC board restarts the system after setting the machine parameter. When a resetting register is provided inside the PC, software may be reset by validating the register with system manager and application software for the PC.
However, during the operation of adjusting the machine parameter, the reboot processing to the PC-NC unit has to frequently be performed, and a sequence of the processing shown in FIG. 7 is executed each time the processing is performed, and so, considerable time is spent in work.
Therefore, a unit enabling resetting of only NC board with a reset button provided on the NC board and a unit enabling rebooting only of a PC while the NC board is operating have been disclosed in, for example, Japanese Patent Laid-Open Publication No. HEI 9-146623.
FIG. 8 is a block diagram schematically showing the conventional type of PC-NC unit which enables rebooting only of the PC. This PC-NC unit 100 has a PC control section 1 and an NC board 2 connected to each other through an expansion slot 16 connected to a PC extended bus 15.
The PC control section 1 comprises a CPU peripheral circuit 13 connected to a CPU 11 and a memory 12 and which in turn is connected to the PC extended bus 15, and operates independently from the NC board 2 according to, for example, the operating system for the PC stored in the memory 12. The NC board 2 also comprises a CPU peripheral circuit 24 connected to a CPU 21, a memory 22, an external-communication interface 23 and which in turn is connected to the expansion slot 16, and operates independently from the PC control section 1 according to, for example, the operating system for the NC board stored in the memory 22. The external-communication interface 23 is connected to a servo amplifier 110 and to a remote I/O unit 120 through a communication cable or the like.
The CPU peripheral circuit 13 of the PC control section 1 is connected to a reset switch 14. When an operator switches this switch 14 is ON, a reset signal is outputted to the CPU 11 and the expended bus 15 and reboot processing of the PC control section 1 is executed. The CPU peripheral circuit 13 also outputs a reset request signal RSTDRV* to the CPU peripheral circuit 24 of the NC board 2 through the expansion slot 16. It should be noted that a signal with “*” added after a sign (e.g., RSTDRV*) in the specification represents a signal which is effective when the potential is relatively low.
The CPU peripheral circuit 24 of the NC board 2 outputs a reset signal to the CPU 21 of the NC board 2 when it receives a reset request signal RSTDRV*, and also outputs a reset signal to the servo amplifier 110 and the remote I/O unit 120 through the external-communication interface 23. The reboot processing of the NC board 2 is executed thereby.
This PC-NC unit 100 has a switch 25 provided on a signal path for the reset request signal RSTDRV* and when this switch 25 is OFF, the reset request signal RSTDRV* is not inputted into the NC board 2 so that only the PC control section 1 is reset.
However, the software processing in the PC control section and NC board is closely related because data is transferred therebetween, hence it is not desirable for the system to forcefully reset only the PC control section by opening a signal path for the reset request signal RSTDRV* through operation of the switch. Conversely, it is also not desirable to forcefully reset only the NC board.
There has been desired a system, when the PC-NC unit is serially connected to an external interface such as a printer during operation of the system or when the PC control section is put out of control for any reason, such that reboot is executed only to a PC and during the reboot processing the NC board can continue to control a servo amplifier and a remote I/O unit on its own.
SUMMARY OF THE INVENTION
It is an object of the present invention to obtain, for the purpose of solving the problems as described above, a reboot control unit enabling performance of reboot processing, in a control unit using a personal computer, discretely to the personal computer and a NC board connected to a bus thereof.
It is another object of the present invention to obtain a reboot control method for performing reboot processing discretely, in a control unit using a personal computer, to the personal computer and a NC board connected to a bus thereof.
In accordance with the present invention, in a register the auxiliary computer is set as an object for reboot processing, so that a logic circuit validates a reset signal for starting the reboot processing to the auxiliary computer while a main computer is kept on operating.
In accordance with the present invention, in a register the main computer is set as an object for reboot processing, so that a logic circuit invalidates a reset signal for starting the reboot processing to the auxiliary computer when the main computer is to be rebooted.
In accordance with the present invention, a plurality of main computers or a plurality of auxiliary computers each have specific information for identification, and any computer as an object for reboot processing is identified by using the information for identification.
In accordance with the present invention, when the auxiliary computer is set as an object for reboot processing, software being used by the auxiliary computer are ended, then the auxiliary computer is reset while the main computer is operating, and the software that was running on the auxiliary computer before resetting is restarted.
In accordance with the present invention, when the main computer is set as an object for reboot processing, data required for operating the auxiliary computer while the main computer is being reboot is stored in the auxiliary computer, software being used by the main computer ended, the main computer is reset while the auxiliary computer is still operating, and the software that was running on the main computer before resetting is restarted.
Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram showing one example of the PC-NC unit according to the present invention;
FIG. 2 is a block diagram showing one example of a reset control circuit of the PC-NC unit;
FIG. 3 is a view showing a truth table of a logic circuit for the reset control circuit;
FIG. 4 is a simulated view showing one example of status information for setting data on reboot processing as well as of memory space therefor;
FIG. 5 is a flow chart showing one example of reboot processing only to the NC board of the PC-NC unit;
FIG. 6 is a flow chart showing one example of reboot processing only to the PC control section of the PC-NC unit;
FIG. 7 is a flow chart showing setting of a machine parameter in the conventional type of PC-NC unit; and
FIG. 8 is a block diagram schematically showing the conventional type of PC-NC unit which enables rebooting of only the PC.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
Detailed description is made hereinafter for preferred embodiments of the reboot control unit and reboot control method according to the present invention with reference to the related drawings.
FIG. 1 is a block diagram showing one example of the PC-NC unit according to the present invention. This PC-NC unit 300 has a PC control section 3 as a main computer and an NC board 4 as an auxiliary computer connected to each other through an expansion slot 36 connected to a PC extended bus 35.
The PC control section 3 comprises a CPU 31, a memory 32, and a CPU peripheral circuit 33. The CPU peripheral circuit 33 is connected to the CPU 31, memory 32, a reset switch 34, and the PC extended bus 35. The PC control section 3 operates independently from the NC board 4 according to, for example, the operating system stored in the memory 32.
The NC board 4 comprises a CPU 41, a memory 42, an external-communication interface 43, a CPU peripheral circuit 44, and a reset control circuit 5 for providing controls for reboot processing to the NC board 4. The reset control circuit 5 is connected to the expansion slot 36 through a bus and also connected to the CPU peripheral circuit 44 through an internal bus 45. The NC board 4 operates independently from the PC control section 3 according to, for example, the operating system for the NC board stored in the memory 42. The external-communication interface 43 is connected to a servo amplifier 110 and a remote I/O unit 120 through a communication cable or the like as equipment to be controlled.
The reset control circuit 5 receives a reset request signal RSTDRV* from the CPU peripheral circuit 33 of the PC control section 3 through the expansion slot 36. This reset request signal RSTDRV* has generally at HIGH level because of a relatively high potential, however it enters into a LOW level having a relatively low potential at the time of reboot processing to the PC control section 3 and is validated.
The reset control circuit 5 outputs a reset signal RST* to the CPU peripheral circuit 44 of the NC board 4, and the CPU peripheral circuit 44 having received this signal outputs the reset signal RST* to the CPU 41 of the NC board 4 and also outputs the reset signal RST* to the servo amplifier 110 and the remote I/O unit through the external-communication interface 43.
FIG. 2 is a block diagram showing one example of the reset control circuit 5. The reset control circuit 5 comprises two address decoders 51 and 52, two data buffers 53 and 54, two registers 55 and 56, a double-ported memory 57, two inverters G1 and G4, a double-input AND gate G2, and a double-input OR gate G3. It should be noted that the expansion slot 36 is omitted in FIG. 2.
The double-ported memory 57 has two input/output ports and the memory is connected to the data buffer 53 through a data bus 67 and data buffer 54 through a data bus 68. The PC control section 3 and NC board 4 can transact setting data for reboot processing therebetween through this double-port memory 57.
The register 55 and register 56 are connected to the data buffer 53 through the data bus 67. The register 55 and register 56 are described hereinafter as REG0 register 55 and REG1 register 56 respectively to differentiate between the two.
The address decoder 51 is connected to the PC extended bus 35 through a control bus 61 and an address bus 62, and decodes an address outputted to the PC extended bus 35. Further, the address decoder 51 outputs an enable signal to the REG0 register 55, REG1 register 56, and to the double-port memory 57. The data buffer 53 is connected to the PC extended bus 35 through a data bus 63, stores therein data outputted to the PC extended bus 35 once, and transfers the data to the REG0 register 55, REG1 register 56, or the double-port memory 57.
The address decoder 52 is connected to the NC board internal bus 45 through a control bus 64 and an address bus 65, and decodes an address outputted to the internal bus 45. Further, the address decoder 52 outputs an enable signal to the double-port memory 57. The data buffer 54 is connected to the NC board internal bus 45 through a data bus 66, stores therein data outputted to the internal bus 45 once, and transfers the data to the double-port memory 57.
The inverter G1 receives a reset request signal RSTDRV* sent from the CPU peripheral circuit 33 of the PC control section 3 as an input signal, and outputs an inverted signal RSTDRV thereof. The AND gate G2 receives the inverted signal RSTDRV and an output signal from the REG0 register 55 as input signals. The OR gate G3 receives an output signal from the AND gate G2 and an output signal from the REG1 register 56 as input signals. The inverter G4 inverts the output signal RST from the OR gate G3 and outputs a reset signal RST* to the CPU peripheral circuit 44 through the NC board internal bus 45.
FIG. 3 is a truth table showing a relation between reset signals RSTDRV*, values stored in the REG0 register 55, values stored in the REG1 register 56, and reset signals RST*. When the value stored in the REG0 register 55 is “0”, namely when the potential of the output signal from the REG0 register 55 is LOW level and if the value stored in the REG1 register 56 is “0” regardless of a potential level of the reset signal RSTDRV*, a reset signal RST* to the NC board becomes HIGH and is invalidated. When the value stored in the REG1 register 56 is “1”, namely when the potential of the output signal from the REG1 register 56 is HIGH level, the reset signal RST* becomes LOW and is validated.
When the value stored in the REG0 register 55 is “1” and if the value stored in the REG1 register 56 is also “1”, the reset signal RST* becomes LOW and is validated. When the value stored in the REG0 register 55 is “1” and the value stored in the REG1 register 56 is “0”, the reset signal RST* is equivalent to the reset request signal RSTDRV*. Namely, if the reset request signal RSTDRV* is valid (namely, LOW level), the reset signal RST* is also validated (namely, LOW level).
Namely, when the value stored in the REG1 register 56 is “1”, the reset signal RST* is validated regardless of the level of the reset request signal RSTDRV*. When the value stored in the REG1 register 56 is “0” and if value stored in the REG0 register 55 is “0”, the reset signal RST* is invalidated regardless of the level of the reset request signal RSTDRV*. When the value stored in the REG1 register 56 is “0” and the value stored in the REG0 register 55 is “1”, the reset signal RST* is equivalent to the reset request signal RSTDRV*.
Accordingly, when both the reset request signal RSTDRV* and the reset signal RST* are HIGH, both of the signals are invalid, and hence reboot processing is not executed in either of the PC control section 3 or the NC board 4.
When the reset request signal RSTDRV* is LOW and the reset signal RST* is HIGH, only the reset request signal RSTDRV* is valid, and hence the reboot processing is executed in the PC control section 3, while the reboot processing is not executed in the NC board 4.
When the reset request signal RSTDRV* is HIGH and the reset signal RST* is LOW, only the reset signal RST* is valid, and hence the reboot processing is not executed in the PC control section 3, while the reboot processing is executed in the NC board 4. When both the reset request signal RSTDRV* and the reset signal RST* are LOW, both of the signals are valid, and hence the reboot processing is executed in both of the PC control section 3 and the NC board 4.
As described above, the values stored in the REG0 register 55 and REG1 register 56 are controlled by the PC control section 3, which allows the reboot processing to be executed to only either the PC control section 3 or the NC board 4 or to both the PC control section 3 and the NC board 4.
FIG. 4 is a simulated view showing one example of status information for setting data on reboot processing as well as of memory space therefor. In this embodiment, 16-bit data for a particular address, for example, an address of 5000h on memory space accessible from the CPU 31 of the PC control section 3 and 16-bit data for a particular address, for example, an address of 3000h on memory space accessible from the CPU 41 of the NC board 4 are used for allocating reboot setting data for MEM0 to MEM2 and values of REG0 and REG1 for the REG0 register 55 and REG1 register 56 to the address of 5000h on the memory space, and also allocating reboot setting data for MEM0 to MEM2 to the address of 3000h on the memory space.
When the address of 5000h is outputted to the PC extended bus 35, the address (5000h) is decoded by the address decoder 51, while the REG0 and REG1 of the data outputted to the PC extended bus 35 are stored in the REG0 register 55 and REG1 register 56 respectively through the data buffer 53. With this feature, the REG0 register 55 and REG1 register 56 in the reset control circuit 5 can be controlled from the PC control section 3, and hence a combination of the reset request signal RSTDRV* and the reset signal RST* can be controlled. Of the data outputted to the PC extended bus 35 of the PC control section 3, the reboot setting data MEM0, MEM1, and MEM2 is stored in the double-port memory 57 through the data buffer 53.
When the address of 3000h is outputted to the NC board internal bus 45, the address (3000h) is decoded by the address decoder 52, and, of the data outputted to the NC board internal bus 45, the reboot setting data MEM0, MEM1, and MEM2 is stored in the double-port memory 57 through the data buffer 54.
The PC control section 3 accesses the data in the address of 5000h on this memory space periodically, and the NC board 4 accesses the data in the address of 3000h periodically. With this feature, the PC control section 3 and NC board 4 can read or write status information for rebooting, namely the reboot setting data MEM0, MEM1, and MEM2 from or into each address.
For example, MEM0 is the data indicating decision as to whether rebooting is to be requested from the PC control section 3 to the NC board 4 (or from the NC board 4 to the PC control section 3) or not, and the data is “1” when it is decided that the rebooting is requested, and the data is “0” when it is decided that the rebooting is not to be requested. MEM1 is the data indicating decision as to whether rebooting is to be permitted to the side that has requested the rebooting or not, and the data is “1” when it is decided that the rebooting is to be permitted, and the data is “0” when it is decided that the rebooting is not to be permitted. MEM2 is the data indicating decision as to whether a notice to the effect that rebooting has been completed is to be sent to the side that has been permitted the rebooting or not, and the data is “1” when it is decided that the notice is to be sent and the data is “0” when it is decided that the notice is not to be sent.
When there are a plurality of NC boards 4, any device having requested the rebooting writes any of identifying information ID0 to ID3 for a board to be rebooted in the double-port memory 57 and sends the notice to a target device. For example, when requesting rebooting to its own, the PC control section 3 writes 0h (h indicates a hex) in the identifying information ID0 to ID3, when requesting rebooting to the first NC board, the PC control section 3 writes 1h therein, and writes 2h therein when requesting rebooting to the second NC board.
Next description is made for the processing when the NC board 4 is rebooted for adjusting any machine thereof during operation of the PC control section 3 with reference to FIG. 5. At first, when a machine parameter having set by an operator to adjust a machine such as a servo amplifier and a motor is inputted into the PC-NC unit 300 (step S11), the PC-NC unit 300 determines whether the parameter can be changed without rebooting or the system has to be rebooted once (step S12). When it is determined that rebooting is not required, the PC-NC unit 300 enters a standby status of inputting the next parameter.
On the other hand, when it is determined that the rebooting of the system is required, a notice to that effect is sent to the operator by displaying a message on a display unit. When the reboot operation of the system is executed by the operator (step S13), the PC control section 3 sets, for example, “1” in the MEM0 and requests the NC board 4 to execute the rebooting. When the NC board 4 finds a value of “1” in MEM0 performs the processing such as ending of communications with a device such as the servo amplifier 110 or remote I/O unit 120, ending of the operating system and application software/s running on the NC board 4, and terminating of the driver/s (step S14).
Then, the NC board 4 sets, for example, “1” in MEM1 and permits the rebooting. When the PC control section 3 finds a value of “1” in MEM1 performs the processing such as ending the application software/s running on the PC control section 3 and terminating the driver/s during its execution related to the NC board 4. Further, the NC board 4 rewrites a combination of values of REG0 and REG1 so that the reset request signal RSTDRV* and the reset signal RST* are invalidated and validated respectively. Namely, the PC control section 3 rewrites these values in such a way that the NC board 4 is reset while the PC control section 3 is operating.
When the operator operates the reset switch 34 (step S15), the NC board 4 performs the processing such as starting of the operating system and application software/s running on the NC board 4, starts up the driver/s, and starts communications with the servo amplifier 110 or the remote I/O unit 120 or the like (step S16), and restarts the system after the machine parameter is set. Then, the NC board 4 sets, for example, “1” in MEM2 and sends a notice to the PC control section 3 indicating that the rebooting has completed. When the PC control section 3 finds “1” in MEM2 it restarts the application software/s and driver/s related to the NC board 4.
Next, description is made for rebooting only to the PC control section 3 while the NC board 4 is controlling the servo amplifier 110 or the like with reference to FIG. 6. At first, the PC control section 3 rewrites a combination of values of REG0 with REG1 so that the reset request signal RSTDRV* and the reset signal RST* are invalidated and validated respectively. Namely, PC control section 3 rewrites these values in such a way that the PC control section 3 is reset while the NC board 4 is operating (step S21). The PC control section 3 sets, for example, “1” in MEM0, with which a notice that the PC control section itself is to be rebooted is sent to the NC board 4. Namely, the rebooting to the PC control section 3 is requested.
The PC control section 3 transfers all the data required for the NC board 4 to provide controls on its own over the servo amplifier 110 or the like during the reboot processing to a memory such as the memory 42 inside the NC board 4 through the double-port memory 57 and the NC board 4 stores the data therein (step S22). When the data transfer is completed and the NC board 4 enters a status where it can continue the control processing on its own, the NC board 4 sets, for example, “1” in MEM1 and permits the rebooting of the PC control section 3 to the PC control section 3.
The PC control section 3 informs the operator that the rebooting is permitted by displaying a notice on the screen of the display unit or the like. Then the reboot operation of the system is executed by the operator (step S23), the PC control section 3 performs the processing such as ending of the operating system and the application software/s running on the PC control section 3, and terminating the driver (step S24).
When the operator operates the reset switch 34 (step S25), the PC control section 3 performs the processing such as starting of the operating system and application software/s of the PC control section 3, starting the driver/s (step S26), and restarts the system. Then, the PC control section 3 sets, for example, “1” in MEM2, and sends a notice to the NC board 4 indicating that the rebooting has completed. It is assumed herein that the power is supplied to the NC board 4 even when the PC control section 3 is rebooted.
It should be noted that, in place of executing the resetting using a hardware such as the reset switch 34, a software reset may be used in which an ordinary register for reset provided inside the PC control section 3 (not shown) is validated with the help of system manager or application software.
In accordance with the embodiment described above, by setting the REG0 register 55 and REG1 register 56 as required, the reset signal RST* can be validated even when the reset request signal RSTDRV* outputted from the PC control section 3 is invalid, and hence only the NC board 4 can be rebooted without rebooting the PC control section 3, which allows the time required for rebooting the system to be reduced.
Accordingly, in the PC control section 3, it is possible to reduce the rebooting time after parameters for adjustment to machines such as the servo amplifier 110 and remote I/O unit 120 are set. Especially, when a parameter that requires the reboot processing to be performed repeatedly has to be adjusted, the time required for the machine adjustment can be reduced and efficiency of the adjustment operation is enhanced. Then, the present invention is especially effective in a case where much time is required for starting up basic software of the PC control section 3.
In accordance with the embodiment described above, by setting the REG0 register 55 and REG1 register 56 as required, the reset signal RST* can be invalidated when the reboot processing is executed to the PC control section 3, and hence the PC control section 3 can be rebooted while the NC board 4 is continuing to control, which allows machining processing with a machine connected to the NC board 4 to be continued during the reboot processing to the PC control section 3.
In accordance with the embodiment described above, during control processing by the NC board 4, when some other application software having not much to do with the control processing in the PC control section 3 is disabled for any reason, the PC-NC unit 300 can be restored to its normal condition by rebooting only the PC control section 3, so that reliability of the system is enhanced.
It should be noted that the logic circuit section of the reset control circuit 5 is not limited to the configuration with the inverters G1 and G4, AND gate G2, and OR gate G3.
As described above, in accordance with the present invention, in a register the auxiliary computer is set as an object for reboot processing, so that a logic circuit validates a reset signal for starting the reboot processing to the auxiliary computer while a main computer is kept on operating, so that the reboot processing can be executed only to the auxiliary computer.
In accordance with another aspect of the present invention, in a register the main computer is set as an object for reboot processing, so that a logic circuit invalidates a reset signal for starting the reboot processing to the auxiliary computer when the main computer is to be rebooted, so that the reboot processing can be executed only to the main computer.
In accordance with another aspect of the present invention, a plurality of main computers or a plurality of auxiliary computers each have specific information for identification, and any computer as an object for reboot processing is identified by using the information for identification, so that the reboot processing can discretely be executed to the plurality of main computers or the plurality of auxiliary computers.
In accordance with another aspect of the present invention, when the auxiliary computer is set as an object for reboot processing, software being used by the auxiliary computer are ended, then the auxiliary computer is reset while the main computer is operating, and the software that was running on the auxiliary computer before resetting is restarted, so that the reboot processing can be executed only to the auxiliary computer.
In accordance with another aspect of the present invention, when the main computer is set as an object for reboot processing, data required for operating the auxiliary computer while the main computer is being reboot is stored in the auxiliary computer, software being used by the main computer ended, the main computer is reset while the auxiliary computer is still operating, and the software that was running on the main computer before resetting is restarted, so that the reboot processing can be executed only to the main computer.
Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

Claims (6)

What is claimed is:
1. A reboot control unit comprising:
a main computer;
an auxiliary computer connected to said main computer and a unit to be controlled, said auxiliary computer providing controls together with the main computer over said unit to be controlled;
a register for setting said auxiliary computer as an object for reboot processing; and
a logic circuit for validating, while said main computer remains operating, a reset signal for starting the reboot processing of said auxiliary computer according to the setting in said register.
2. A reboot control unit according to claim 1; wherein a plurality of main computers or a plurality of auxiliary computers are connected to each other, each of the computer has specific identification information, and any computer as an object for reboot processing is identified with the help of the specific identification information.
3. A reboot control unit comprising:
a main computer;
an auxiliary computer connected to said main computer and a unit to be controlled, said auxiliary computer providing controls together with the main computer over said unit to be controlled;
a register for setting said main computer as an object for reboot processing; and
a logic circuit for invalidating, when said main computer is to be rebooted, a reset signal for starting the reboot processing of said auxiliary computer according to the setting in said register.
4. A reboot control unit according to claim 3; wherein a plurality of main computers or a plurality of auxiliary computers are connected to each other, each of the computer has specific identification information, and any computer as an object for reboot processing is identified with the help of the specific identification information.
5. A reboot control unit comprising:
a main computer;
an auxiliary computer connected to and operating concurrently with said main computer;
a unit to be controlled, said auxiliary computer providing controls together with the main computer over said unit to be controlled;
a register for setting said auxiliary computer as an object for reboot processing; and
a logic circuit for validating, while said main computer remains operating, a reset signal for starting the reboot processing of said auxiliary computer according to the setting in said register.
6. A reboot control unit comprising:
a main computer;
an auxiliary computer connected to and operating concurrently with of said main computer;
a unit to be controlled, said auxiliary computer providing controls together with the main computer over said unit to be controlled;
a register for setting said main computer as an object for reboot processing; and
a logic circuit for invalidating, when said main computer is to be rebooted, a reset signal for starting the reboot processing of said auxiliary computer according to the setting in said register.
US09/326,794 1999-02-08 1999-06-04 Reboot control unit and reboot control method Expired - Lifetime US6539472B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11-030562 1999-02-08
JP03056299A JP3514651B2 (en) 1999-02-08 1999-02-08 Reboot control device

Publications (1)

Publication Number Publication Date
US6539472B1 true US6539472B1 (en) 2003-03-25

Family

ID=12307267

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/326,794 Expired - Lifetime US6539472B1 (en) 1999-02-08 1999-06-04 Reboot control unit and reboot control method

Country Status (2)

Country Link
US (1) US6539472B1 (en)
JP (1) JP3514651B2 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020083230A1 (en) * 2000-12-15 2002-06-27 Janko Boehm Automatic application restart in an embedded environment
US20030236972A1 (en) * 2002-06-20 2003-12-25 International Business Machines Corporation System, method, and computer program product for executing a reliable warm reboot in logically partitioned systems
US20050183095A1 (en) * 2002-02-14 2005-08-18 Canon Kabushiki Kaisha Information processing apparatus, method for controlling information processing apparatus, and strorage medium storing program for realizing the method
US20050193036A1 (en) * 2002-02-20 2005-09-01 Microsoft Corporation System and method for gathering and automatically processing user and debug data for mobile devices
US6959402B1 (en) * 1999-09-22 2005-10-25 Saab Ab Computer device with a safety function
US20060101260A1 (en) * 2004-11-05 2006-05-11 Robert Shih Rebooting card and its method for determining a timing of restarting a reset mechanism
US20060112200A1 (en) * 2004-11-24 2006-05-25 Fujitsu Limited Processing controller, data communication apparatus, and program for the controller and apparatus

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015153075A (en) * 2014-02-13 2015-08-24 富士通株式会社 Transmission equipment and control unit

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system
JPH04364514A (en) 1991-06-11 1992-12-16 Mitsubishi Electric Corp Dual-port disk controller
US5255367A (en) * 1987-09-04 1993-10-19 Digital Equipment Corporation Fault tolerant, synchronized twin computer system with error checking of I/O communication
US5317501A (en) 1987-10-13 1994-05-31 Bernhard Hilpert Control system for a numerically controlled machine
JPH0764932A (en) 1993-08-27 1995-03-10 Toshiba Corp Multi-computer system
US5530946A (en) * 1994-10-28 1996-06-25 Dell Usa, L.P. Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof
JPH09146623A (en) 1995-11-08 1997-06-06 Mitsubishi Electric Corp Numerical controller and its method using personal computer
US6178445B1 (en) * 1998-03-31 2001-01-23 International Business Machines Corporation System and method for determining which processor is the master processor in a symmetric multi-processor environment

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system
US5255367A (en) * 1987-09-04 1993-10-19 Digital Equipment Corporation Fault tolerant, synchronized twin computer system with error checking of I/O communication
US5317501A (en) 1987-10-13 1994-05-31 Bernhard Hilpert Control system for a numerically controlled machine
JPH04364514A (en) 1991-06-11 1992-12-16 Mitsubishi Electric Corp Dual-port disk controller
JPH0764932A (en) 1993-08-27 1995-03-10 Toshiba Corp Multi-computer system
US5530946A (en) * 1994-10-28 1996-06-25 Dell Usa, L.P. Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof
JPH09146623A (en) 1995-11-08 1997-06-06 Mitsubishi Electric Corp Numerical controller and its method using personal computer
US6178445B1 (en) * 1998-03-31 2001-01-23 International Business Machines Corporation System and method for determining which processor is the master processor in a symmetric multi-processor environment

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6959402B1 (en) * 1999-09-22 2005-10-25 Saab Ab Computer device with a safety function
US20020083230A1 (en) * 2000-12-15 2002-06-27 Janko Boehm Automatic application restart in an embedded environment
US6760839B2 (en) * 2000-12-15 2004-07-06 International Business Machines Corporation Automatic application restart in an embedded environment
US20050183095A1 (en) * 2002-02-14 2005-08-18 Canon Kabushiki Kaisha Information processing apparatus, method for controlling information processing apparatus, and strorage medium storing program for realizing the method
US20050193036A1 (en) * 2002-02-20 2005-09-01 Microsoft Corporation System and method for gathering and automatically processing user and debug data for mobile devices
US20030236972A1 (en) * 2002-06-20 2003-12-25 International Business Machines Corporation System, method, and computer program product for executing a reliable warm reboot in logically partitioned systems
US7146515B2 (en) * 2002-06-20 2006-12-05 International Business Machines Corporation System and method for selectively executing a reboot request after a reset to power on state for a particular partition in a logically partitioned system
US20060101260A1 (en) * 2004-11-05 2006-05-11 Robert Shih Rebooting card and its method for determining a timing of restarting a reset mechanism
US20060112200A1 (en) * 2004-11-24 2006-05-25 Fujitsu Limited Processing controller, data communication apparatus, and program for the controller and apparatus
US8244936B2 (en) * 2004-11-24 2012-08-14 Fujitsu Limited Data communication apparatus for stabilizing the connection of a communication line between data communication apparatuses and program therefor

Also Published As

Publication number Publication date
JP3514651B2 (en) 2004-03-31
JP2000227907A (en) 2000-08-15

Similar Documents

Publication Publication Date Title
US5781774A (en) Processor having operating modes for an upgradeable multiprocessor computer system
US4347565A (en) Address control system for software simulation
KR100280637B1 (en) Computer system capable of data update of fixed flash ROM and its control method
JP2007035058A (en) Method of carrying out configuration of two or more agents in computer system, and device for it
JPH0430053B2 (en)
JP3226055B2 (en) Information processing device
EP0267613B1 (en) Micro processor capable of being connected with coprocessor
US6539472B1 (en) Reboot control unit and reboot control method
US20130019030A1 (en) High speed baseboard management controller and transmission method thereof
JP3126006B2 (en) Programmable controller
JP4257358B2 (en) Bus control method and apparatus
CN113127008A (en) Bare metal server issuing method and related device
JPS63184147A (en) Method for initializing channel controller
JP2006040063A (en) Image processing device and smi processing method thereof
US20040068596A1 (en) Integrated PCI interface card and bus system thereof
JPH10240607A (en) Memory system
JPH06324861A (en) System and method for controlling cpu
JPH10198524A (en) Hard disk controller
JP3097602B2 (en) Data processing device
JP3006487B2 (en) Emulation device
KR930004425B1 (en) Computer system with debugging function and method therefor
JPH03225546A (en) Method for confirming whether option board is mounted or not
KR100856259B1 (en) Apparatus and method for providing redundancy in the processor board using programmable logic device with interrupt
JP2003345515A (en) Disk controller, storage system, and method for controlling the same
JPS6252334B2 (en)

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI K.K., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJISHIMA, MITSUSHIRO;REEL/FRAME:010017/0004

Effective date: 19990517

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12