Search Images Maps Play YouTube Gmail Drive Calendar More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20110199925 A1
Publication typeApplication
Application numberUS 13/029,171
Publication date18 Aug 2011
Filing date17 Feb 2011
Priority date6 Sep 2000
Also published asCA2356727A1, CA2356727C, CN1145329C, CN1343053A, DE60119459D1, DE60119459T2, EP1187403A2, EP1187403A3, EP1187403B1, US7177309, US7751427, US7916724, US20020027914, US20070110045, US20100232428
Publication number029171, 13029171, US 2011/0199925 A1, US 2011/199925 A1, US 20110199925 A1, US 20110199925A1, US 2011199925 A1, US 2011199925A1, US-A1-20110199925, US-A1-2011199925, US2011/0199925A1, US2011/199925A1, US20110199925 A1, US20110199925A1, US2011199925 A1, US2011199925A1
InventorsMasayuki Shinohara
Original AssigneeJuniper Networks, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Packet switching equipment and switching control method
US 20110199925 A1
Abstract
A packet switching equipment and a switch control system employing the same performs operation of the switch core portion independent of content of decision of an arbiter portion and overall equipment can be constructed with simple control structure. The packet switching equipment includes input buffer portions temporarily storing packets arriving to the input ports and outputting packets with adding labels indicative of destination port numbers, a switch core portion for switching the packets on the basis of labels added to the input buffer portions, and an arbiter portion adjusting input buffer portions to provide output permissions for outputting to the output ports. A sorting network autonomously sorting and concentrating the packets on the basis of the labels added to the packets is employed in the switch core portion.
Images(13)
Previous page
Next page
Claims(21)
1-8. (canceled)
9. A method comprising:
determining, by a network device, a first input buffer with a packet destined for a first output port;
providing, by the network device, an output permission, for outputting to the first output port, to the first input port;
determining, by the network device, a second input buffer that is idle;
determining, by the network device, a second output port that is vacant; and
assigning, by the network device, the second output port to the second input buffer.
10. The method of claim 9, further comprising:
determining a third input buffer that is idle;
determining a third output port that is vacant; and
assigning the third output port to the third input buffer.
11. The method of claim 9, further comprising:
generating, at the second input buffer, a dummy packet, where the dummy packet comprises a first portion and a second portion.
12. The method of claim 11,
where the first portion comprises a value indicating that the dummy packet is an invalid packet, and
where the second portion comprises an address of the second output port.
13. The method of claim 9, further comprising:
receiving a second packet from the second input buffer after the assigning;
determining a value of an identifier of the second packet; and
abandoning the second packet when the value indicates that the second packet is invalid.
14. The method of claim 9, further comprising:
receiving the packet from the first input buffer after the providing;
determining a value of an identifier of the packet; and
passing the packet, when the value indicates that the packet is valid, to the first output port.
15. The method of claim 9, further comprising:
receiving, at the first input buffer, the packet;
extracting a flow identifier from a header of the packet; and
determining at least one of a destination output or a service class based on the flow identifier by referencing flow information, where the destination output is the first output port.
16. The method of claim 15, further comprising:
selecting a queue of the first input buffer based on the at least one of the destination output or the service class; and
storing the packet in the queue for transmission to the first output port.
17. A network device comprising:
a first input portion;
a first output port; and
an arbiter to:
determine whether the first input portion is idle,
determine that the first output port is vacant, and
assign the first output port to the first input portion when the first input portion is idle,
where the first input portion is to generate, after the assigning, a packet to be abandoned before the packet reaches the first output port.
18. The network device of claim 17, further comprising:
a second input portion; and
a second output port,
where the arbiter is further to:
determine whether the second input portion is idle,
determine that the second output port is vacant, and
assign the second output port to the second input portion when the second input portion is idle.
19. The network device of claim 17,
where the packet is a dummy packet, and
where the first input portion generates the dummy packet only when the first output port is idle.
20. The network device of claim 19, where the dummy packet comprises:
a value indicating that the dummy packet is an invalid packet; and
an address of the first output port.
21. The network device of claim 17, where the first input portion is further to:
forward the packet from the first input portion towards the first output port.
22. The network device of claim 17, further comprising:
a filtering portion to abandon the packet by dropping the packet prior to the packet reaching the first output port.
23. The network device of claim 17, further comprising:
a second input portion to:
receive a second packet, and
extract a flow identifier from a header of the packet.
24. The network device of claim 23, where the second input portion is further to:
determine at least one of a destination output or a service class based on the flow identifier by referencing flow information, where the destination output is the first output port or a second output port.
25. A network device comprising:
an input portion to generate a packet, where the packet comprises a value; and
a filter to drop the packet when the value equals a first predetermined value.
26. The network device of claim 25,
where, when dropping the packet, the filter is further to:
drop the packet before the packet reaches an output port, and
where the first predetermined value indicates that the packet is invalid.
27. The network device of claim 25,
where the input portion generates the packet when an output port is idle, and
where the input portion is further to forward the packet towards the output port.
28. The network device of claim 25,
where the filter is further to:
pass the packet when the value corresponds to a second predetermined value, and where the second predetermined value indicates that the packet is valid.
Description
    RELATED APPLICATIONS
  • [0001]
    This application is a continuation of U.S. patent application Ser. No. 12/786,487, filed May 25, 2010, which is a continuation of U.S. patent application Ser. No. 11/619,921, filed Jan. 4, 2007 (now U.S. Pat. No. 7,751,427), which is a continuation of U.S. patent application Ser. No. 09/945,758 filed Sep. 5, 2001 (now U.S. Pat. No. 7,177,309), the disclosures of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    1. Field of the Invention
  • [0003]
    The present invention relates generally to a packet switching equipment and a switching control method. More particularly, the invention relates to a switching control system in a packet switching equipment for switching a packet between a particular input port and a particular output port by employing packet communication technology, such as ATM (Asynchronous Transfer Mode), IP (Internet Protocol) and so forth.
  • [0004]
    2. Description of the Related Art
  • [0005]
    Conventionally, a packet switching equipment of this kind is constructed with input buffer portions 1-1 to 1-n [input buffer portions 1-2 to 1-(n-1) are eliminated from illustration] which will be occasionally identified by reference numeral 1 as generally referred to, an arbiter portion 2 and a switch core portion 5 as shown in FIG. 11.
  • [0006]
    The switch core portion 5 performs switching of the packet between input ports 100-1 to 100-n [input ports 100-2 to 100-(n-1) are eliminated from illustration] which will be occasionally identified by reference numeral 102 as generally referred to, and output ports 101-1 to 101-n [output ports 101-2 to 101-(n-1) are eliminated from illustration] which will be occasionally identified by reference numeral 101 as generally referred to.
  • [0007]
    Each of input buffer portions 1-1 to 1-n includes logic queue 11-1 to 11-n [logic queues 11-2 to 11-(n-1) are eliminated from illustration] which will be occasionally identified by reference numeral 11 as generally referred to, a packet input portion 12 and a packet output portion 13 and temporarily store the packets arriving to the input ports 100-1 to 100-n. The arbiter portion 2 performs arbitration of output demand from the input buffer portions 1-1 to 1-n for outputting an output permission depending upon result of arbitration and applies opening and closing command to points of intersections in the switch core portion 5.
  • [0008]
    As the switch core portion 5, as shown in FIG. 12, it has been considered a construction for opening and closing (ON/OFF) of the points of intersections 50 of transmission paths extending in grating form. In this construction, when a plurality of input ports 100 transmit packets to a particular output port 101 simultaneously, packet collision is caused for breakage of data transferred by the packets. Therefore, at the same timing, the input port 100 to transmit the packet to the particular output port has to be limited to one.
  • [0009]
    Next, discussion will be given for operation of the conventional packet switching equipment. The packets arriving to the input ports 100-1 to 100-n are stored in the logic queues 11-1 to 11-n in the respective input buffer portions. The input buffer portions 1-1 to 1-n check destination output ports 101-1 to 101-n from header information of the leading packets of the logic queues 11-1 to 11-n and notify an output demand for outputting to a destination output port, to the arbiter portion 2 by an output demand signal.
  • [0010]
    The arbiter portion 2 aggregates output demand signals from all input buffer portions 1-1 to 1-n. When output demands from a plurality of input buffer portions 1-1 to 1-n are present for the same output ports 101-1 to 101-n (upon occurrence of conflict), arbitration is performed for providing an output permission only for selected one of the input buffer portions 1-1 to 1-n.
  • [0011]
    The arbiter portion 2 performs arbitration for avoiding packet collision at all output ports 101-1 to 101-n. Thereafter, acceptance and rejection of demand is notified to the input buffer portions 1-1 to 1-n by using the output permission signal. The input buffer portion n which is accepted the demand transmits the leading packet to the switch core portion 5. The switch core portion 5 opens and closes the points of intersections 50 for switching the predetermined output ports 101-1 to 101 n on the basis of the result of arbitration obtained from the arbiter portion 2.
  • [0012]
    As shown in FIG. 13, in the above-mentioned conventional packet switching equipment, when the arbiter portion 2 made decision to permit outputting to the output port #2 for the input buffer #0 which contains the leading packet designated to the output port #2, the output permission for outputting to the output port #2 is given for the input buffer #0 from the arbiter portion 2. At the same time, the switch core portion 5 is commanded to close the point of intersection between the input port #0 and the output port #2 and is controlled so that packet can be switched between the objected ports.
  • [0013]
    As set forth above, the conventional construction requires control of the switch core portion 5 corresponding to the content of decision in the arbiter portion 2 and thus requires synchronous operations of the input buffer portions 1-1 to 1-n, arbiter portion 2 and the switch core portion 5 without disturbance to make control structure of the switch core portion 5 complicate.
  • SUMMARY OF THE INVENTION
  • [0014]
    Therefore, the present invention has been worked out in view of the problem set forth above. It is an object of the present invention to provide a packet switching equipment and a switching control method, in which operation of the switch core portion is performed independent of content of decision of an arbiter portion and overall equipment can be constructed with simple control structure.
  • [0015]
    According to the first aspect of the present invention, a packet switching equipment for switching packets between input ports and output ports, comprises:
  • [0016]
    input buffer portions temporarily storing packets arriving to the input ports and outputting packets with adding labels indicative of destination port numbers;
  • [0017]
    a switch core portion for switching the packets on the basis of labels added to the input buffer portions; and
  • [0018]
    an arbiter portion adjusting input buffer portions to provide output permissions for outputting to the output ports,
  • [0019]
    a sorting network autonomously sorting and concentrating the packets on the basis of the labels added to the packets being applied to the switch core portion.
  • [0020]
    According to the second aspect of the present invention, switching control method for a packet switching equipment for switching packets between input ports and output ports, comprises the steps of:
  • [0021]
    outputting packets with adding labels indicative of destination port numbers by input buffer portions temporarily storing packets arriving to the input ports;
  • [0022]
    switching the packets on the basis of labels added to the input buffer portions by a switch core portion;
  • [0023]
    adjusting input buffer portions to provide output permissions for outputting to the output ports by an arbiter portion; and
  • [0024]
    employing a sorting network autonomously sorting and concentrating the packets on the basis of the labels added to the packets in the switch core portion.
  • [0025]
    In the construction set forth above, the switch core portion executes autonomous sorting and concentration only with reference to the labels added to the input packets, and is independent of the contend of decision of the arbiter portion. Therefore, it becomes unnecessary to employ complicate control structure establishing synchronization over the entire packet switching equipment, and thus, control of the packet switching equipment can be made simple.
  • [0026]
    In the preferred construction, the arbiter portion may execute an output destination adjusting process for providing output permission for outputting to the output ports for the input buffer portions storing the packets with avoiding overlapping and a vacant port adjusting process assigning idle output ports not occupied by any input buffer portions for idle input buffer portions not obtaining output permission. The input buffer portions assigned the output ports by the output destination adjusting process, may output packets to the assigned output ports and the input buffer ports assigned the output ports by the vacant port adjusting process may generate and output dummy packets addressed to the assigned output ports.
  • [0027]
    By outputting the dummy packet from the idle input buffer portions assigned the idle output ports, in the case where the sorting network for sorting and concentrating the packets in order of labels, the packets can be accurately switched to the objective output ports.
  • [0028]
    The packet switching equipment may further comprise a packet filtering portion provided corresponding to respective output ports and passing only valid packets and abandoning null dummy packets on the basis of information applied in own equipment and identifying valid packet and null dummy packet.
  • [0029]
    Thus, the null dummy packet will never be output externally from the packet switching equipment to restrict wasting of the network resource.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0030]
    The present invention will be understood more fully from the detailed description given hereinafter and from the accompanying drawings of the preferred embodiment of the present invention, which, however, should not be taken to be limitative to the invention, but are for explanation and understanding only.
  • [0031]
    In the drawings:
  • [0032]
    FIG. 1 is a block diagram showing a construction of one embodiment of a packet switching equipment according to the present invention;
  • [0033]
    FIG. 2 is an illustration showing a construction of a Batcher network of input port number=output port number=16;
  • [0034]
    FIG. 3 is an illustration showing a condition where packets having destination portion numbers #0, #4, #6, #11, #15 are sorted by the Batcher network;
  • [0035]
    FIG. 4 is a flowchart showing a flow of arbitration process executed in the arbiter portion of FIG. 1;
  • [0036]
    FIG. 5 is a flowchart showing a flow of arbitration process executed in the arbiter portion of FIG. 1;
  • [0037]
    FIG. 6 is an illustration showing one example of a packet format in the equipment output from the input buffer portion of FIG. 1;
  • [0038]
    FIG. 7 is an illustration showing a packet switching operation in one embodiment of the packet switching equipment according to the present invention;
  • [0039]
    FIG. 8 is an illustration showing a condition after execution of a vacant port arbitration process in one embodiment of the packet switching equipment according to the present invention;
  • [0040]
    FIG. 9 is an illustration showing a condition of output destination arbitration process after execution of a vacant port arbitration process in one embodiment of the packet switching equipment according to the present invention;
  • [0041]
    FIG. 10 is an illustration for explaining operation of the switch core portion and a filtering portion of FIG. 1;
  • [0042]
    FIG. 11 is a block diagram showing a construction of the conventional packet switching equipment;
  • [0043]
    FIG. 12 is a block diagram showing a construction of the conventional switch core portion; and
  • [0044]
    FIG. 13 is an illustration showing one condition showing operation process in the conventional packet switching equipment.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0045]
    The present invention will be discussed hereinafter in detail in terms of the preferred embodiment of a packet switching equipment according to the present invention with reference to the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention.
  • [0046]
    FIG. 1 is a block diagram showing a construction of one embodiment of the packet switching equipment according to the present invention. In FIG. 1, one embodiment of the packet switching equipment is constructed with input buffer portions 1-1 to 1-n [input portions 1-2 to 1-(n-1) are eliminated from illustration] which will be identified by a reference numeral 100 as generally referred to, a switch core portion 3, an arbiter portion 2 and filtering portions 4-1 to 4-n [filtering portions 4-2 to 4-(n-1) are eliminated from illustration] which will be identified by reference numerals 4 as generally referred to. The input buffers 1-1 to 1-n includes logic queues 11-1 to 11-n [logic queues 11-2 to 11-(n-1) are eliminated from illustration] which will be identified by reference numeral 11 as generally referred to, a packet input portion 12 and a packet output portion 13.
  • [0047]
    The logic queues 11-1 to 11-n are constructed to store all of arriving packets in FIFO (First In First Out) manner. It may also be possible to have a construction to provide FIFO per flow, in which packet belongs. In either case, the present invention is applicable and equivalent effect may be achieved. The construction of the logic queues 11-1 to 11-n should not serve as limitative factor for the present invention.
  • [0048]
    In the later case, the packet input portion 12 extracts flow identifier from the header portion of the packet arriving to the input ports 100-1 to 100-n [input ports 100-2 to 100-(n-1) are eliminated from illustration] which will be identified by the reference numeral 100 as generally referred to, and recognizes a service class, in which packet belongs, and a destination output port by making reference to a flow information database with taking the flow identifier as key. On the basis of the result of recognitions, the packets are stored in appropriate logic queues 11-1 to 11-n.
  • [0049]
    On the other hand, for the input buffer portions 1-1 to 1-n, numbers for identification are assigned. In the shown embodiment, for port number N, integer in a range of 0 to N−1 are assigned.
  • [0050]
    The switch core portion 3 for switching between the input ports 100-1 to 100-n and output ports 101-1 to 101-n [output ports 101-2 to 101-(n-1) are eliminated from illustration] which will be identified by reference numeral 101 as generally referred to, is constructed with a sorting network. As the sorting network, it may be a Batcher network proposed in “Sorting Networks and Their Applications” (K. E. Batcher, Proc. 1968, Spring Joint Computer Conf., pp. 307 to 314).
  • [0051]
    FIG. 2 is an illustration showing a construction of the Batcher network of input port number=output port number=16. In FIG. 2, the Batcher network has simple construction, in which 2.times.2 unit switches are connected in plurality of stages. In the unit switch, the packet having greater label value is sorted in outgoing line of direction of arrow to be output.
  • [0052]
    By repeating sorting the packet containing the destination port number as label value in each stage toward output direction, the label values are sorted in ascending order and output from the Batcher network. It should be noted that the output packet of the Batcher network is concentrated in order of the label, and not necessarily output to the objective output port.
  • [0053]
    FIG. 3 is an illustration showing a condition where packets having destination portion numbers #0, #4, #6, #11, #15 are sorted by the Batcher network. In FIG. 3, while the packet having the destination port number #0 is output from the objective output port, other packets are not output from the objective output port.
  • [0054]
    By providing Banyan network performing self-routing of the packet in the later stage of the Batcher network, the packet can be output to the objective output port. This construction is called as Batcher-Banyan network and has been proposed in “A Broadband Packet Switch for Integrated Transport” (J. Y. Hui, IEEE J. Sel. Areas Comm., Vol. SAC-5, No. 8, pp 1264-1273, October 1987).
  • [0055]
    In the Batcher-Banyan network, a routing network becomes necessary in addition to the sorting network to cause increasing of hardware amount. The switch core portion 3 of the packet switching equipment according to the present invention is constructed with the sorting network and the equipment is constructed with smaller hardware amount.
  • [0056]
    FIGS. 4 and 5 are flowcharts showing a flow of arbitration process executed in the arbiter portion 2 of FIG. 1. Arbitration process is consisted of an output destination adjusting process for providing output permissions for outputting to the output ports 101-1 to 101-n for the input buffer portions 1-1 to 1-n containing packets with avoiding overlapping, and vacant port adjusting process for assigning idle output ports not occupied by any input buffer portion 1-1 to 1-n to idle input buffer portions not obtaining output permission.
  • [0057]
    As shown in FIG. 4, by executing the output destination adjusting process at first (step A2 of FIG. 4), the output permissions for outputting to the output ports 101-1 to 101-n are given for the input buffer portions 1-1 to 1-n having packets to be output, and then the vacant port adjusting process is executed (step A3 of FIG. 4) for assigning the idle output ports to the idle input buffer portions.
  • [0058]
    On the other hand, as shown in FIG. 5, the output destination adjusting process (step B2 of FIG. 5) and the vacant port adjusting process (step B3 of FIG. 5) are executed in parallel with exchanging information with each other.
  • [0059]
    In this case, both of output destination adjusting process and the vacant port adjusting process are simply required to be completed until the packets are output from the input buffer portions 1-1 to 1-n. Manner of combination of the output destination adjusting process and the vacant port adjusting process does not limit the present invention, and various modifications associating with this should be encompassed within a scope of the present invention.
  • [0060]
    FIG. 6 is an illustration showing one example of a packet format in the equipment output from the input buffer portions 1-1.about.1-n of FIG. 1. In FIG. 6, a packet format 300 in the equipment is consisted of a BSY portion, an address portion and a payload portion. The BSY portion is an identifier indicating whether the packet constructed with the shown format is valid or not, in which a null packet is indicated by “0” and a valid packet is indicated by “1”.
  • [0061]
    The externally input packet is stored in the payload portion in the packet input portion 12, and the BSY portion is set to “1”. In the input buffer portions 1-1 to 1-n which obtain the output permission by the output destination adjusting process, the packet having “1” in the BSY portion is taken out from the logic queues 11-1 to 11-n for outputting by setting the destination output port number in the address portion as label, at the packet output portion 13.
  • [0062]
    When the output permission is obtained by the vacant port adjusting process, the packet output portion 13 sets “0” in the BSY portion and the assigned vacant port number in the address portion as label to generate a dummy packet for outputting without taking out the packet from the logic queues 11-1 to 11-n.
  • [0063]
    The filtering portions 4-1 to 4-n arranged per output ports 101-1 to 101-n make reference to the BSY portion of the packet format to pass the packet of BSY “1” and abandon the packet of BSY=“0”. This is for preventing the null dummy packet generated in the packet switching equipment from being output externally from the equipment.
  • [0064]
    FIG. 7 is an illustration showing a packet switching operation in one embodiment of the packet switching equipment according to the present invention. Here, as input and output port number/input buffer number, 0, 1, 2, 3 are assigned.
  • [0065]
    As initial condition, the input buffer #0 has the packet addressed to the output port #2, and the input buffer #1 has the packets addressed to the output ports #0, #1, #2 and #3. The input buffer #2 has packets addressed to output ports #0 and #2. The input buffer #3 has the packet addressed to the output port #2. It should be noted that, in the shown embodiment, discussion will be given for packet switching operation on the basis of the arbitration process shown in FIG. 4. It should be noted that, even with the arbitration process shown in FIG. 5, packet switching can be performed similarly to the packet switching operation shown in FIG. 4.
  • [0066]
    In FIG. 7, the output destination adjusting process of the arbiter portion 2 provides the output permission for outputting to the output port #2 for the input buffer #0, and the output permission for outputting to the output port #0 for the input buffer #1. Method for assigning the output permission is not limited to the shown method but can be any applicable methods. At this time, the idle output ports are the output ports #1 and #3, and the input buffers #2 and #3 do not have a packet which can be output to the idle output ports and thus are idle input buffer portions.
  • [0067]
    FIG. 8 is an illustration showing a condition after execution of a vacant port arbitration process in one embodiment of the packet switching equipment according to the present invention. In FIG. 8, the vacant port adjusting process assigns the idle output ports #1 and #3 to the idle input buffers #2 and #3, respectively.
  • [0068]
    Here, method for assigning the output permission is not limited to the shown method but can be any applicable methods. For example, it is possible to assign vacant output ports sorted in ascending order, the input buffer number in ascending order may be assigned.
  • [0069]
    FIG. 9 is an illustration showing a condition of output destination arbitration process after execution of a vacant port arbitration process in one embodiment of the packet switching equipment according to the present invention. In FIG. 9, the input buffer portions which obtained the output permission through the output destination adjusting process output the packets addressed to the corresponding output ports.
  • [0070]
    The input buffer portions assigned the vacant ports through the vacant port adjusting process output the dummy packets which are set “0” in the BSY portions and assigned vacant port number in the address portions.
  • [0071]
    FIG. 10 is an illustration for explaining operation of the switch core portion 3 and a filtering portions 4-1 to 4-4 of FIG. 1. In FIG. 10, the sorting network as the switch core portion 3 performs sorting and concentration on the basis of the label values set in the address portions of the packet output from the input buffer portion 1-1 to 1-4. The shown operation is easily realized by applying the Batcher network as the sorting network.
  • [0072]
    Since packets for all output ports are present irrespective of valid packet and dummy packet, the packets can be output to the objective output ports by the sorting network. On the other hand, in the filtering portion 4-1 to 4-4 receiving the packet, the packet having BSY=″0″ is abandoned and the packet having BSY=″1″ is passed. At this time, the packet body from the payload portion of the packet format is taken out.
  • [0073]
    As set forth above, by employing the sorting network autonomously sorting and concentrating the packets on the basis of the labels applied to the input packets, such as Batcher network, in the switch core portion 3, by executing the output destination adjusting process giving output permission for outputting to the output ports 101-1 to 101-n for the input buffer portions 1-1 to 1-n with avoiding overlapping, and the vacant port adjusting process assigning the idle output ports not occupied by the input buffer portions 1-1 to 1-n for the idle input buffer portion not obtaining the output permission, by outputting the packets to the output ports 101-1 to 101-n assigned for the input buffer portions 1-1 to 1-n through the output destination adjusting process, and by generating and outputting the dummy packets addressed to the output ports 101-1 to 101-n by the input buffer portions, to which the output ports 101-1 to 101-n are assigned, through the vacant port adjusting process, the switch core portion 3 is permitted to operate independent of content of decision of the arbiter portion 2. Thus, the packet switching equipment with quite simple construction which does not require complicate control structure which establishes synchronization over the entire equipment, can be constructed.
  • [0074]
    Although the present invention has been illustrated and described with respect to exemplary embodiment thereof, it should be understood by those skilled in the art that the foregoing and various other changes, omission and additions may be made therein and thereto, without departing from the spirit and scope of the present invention. Therefore, the present invention should not be understood as limited to the specific embodiment set out above but to include all possible embodiments which can be embodied within a scope encompassed and equivalent thereof with respect to the feature set out in the appended claims.
  • [0075]
    In the present invention, since the sorting network for autonomously sorting and concentrating the packets on the basis of the label applied to the packet, is employed in the switch core portion 3, the switch core portion 3 only performs autonomously sorting and concentrating with reference to only label of the input packet to permit operation independent of the content of decision made by the arbiter portion 2. Therefore, simple control of the packet switching equipment which does not require complicate control structure which establishes synchronization over the entire equipment, can be constructed.
  • [0076]
    On the other hand, in the present invention, by executing the output destination adjusting process for providing output permission for outputting to the output ports 101-1 to 101-n for the input buffer portions 1-1 to 1-n with avoiding overlapping and the vacant port adjusting process for assigning idle output port not occupied by any input buffer portion 1-1 to 1-n for the idle input buffer portion not obtaining the output permission, by outputting packets to addressed output ports 101-1 to 101-n by the input buffer portions 1-1 to 1-n assigned the output ports 101-1 to 101-n by the output destination adjusting process, and by generating and outputting the dummy packet addressed to the output ports 101-1 to 101-n by the input buffer portions 1-1 to 1-n assigned the output ports 101-1 to 101-n by the vacant port adjusting process, the packet can be accurately switched to the objective output port in the sorting network sorting and concentrating the packets in order of the labels.
  • [0077]
    Furthermore, by providing the information indicative of valid packet or dummy packet for the packet, and arranging the packet filtering portions 4-1 to 4-n for passing only valid packets and abandoning the null dummy packets, corresponding to the output ports 101-1 to 101-n of the packet switching equipment, the null dummy packet will never be output externally from the packet switch equipment to restrict wasting of the network resource.
  • [0078]
    As set forth above, with the present invention, in the packet switching equipment performing switching of packets between the input ports and the output ports, the packets arriving to the input port are output with labels indicative of the destination port number added in the input buffer portion, the packets are switched in the switch core portion on the basis of the labels added in the input buffer portion, the input buffer portions to provide output permission for outputting to the output ports are adjusted by the arbiter portion, and the sorting network for autonomously sorting and concentrating the packet on the basis of the labels provided for the packets is applied to the switch core portion. Therefore, the operation of the switch core portion can be independent of content of decision of the arbiter portion to construct the overall equipment with simple control structure.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4761780 *22 Dec 19862 Aug 1988Bell Communications Research, Inc.Enhanced efficiency Batcher-Banyan packet switch
US4797880 *7 Oct 198710 Jan 1989Bell Communications Research, Inc.Non-blocking, self-routing packet switch
US4899334 *11 Oct 19886 Feb 1990Oki Electric Industry Co., Ltd.Self-routing multistage switching network for fast packet switching system
US4970720 *17 Mar 198913 Nov 1990Kabushiki Kaisha ToshibaPacket communication exchange including dummy packet transmission
US5132964 *12 Sep 199021 Jul 1992Kabushiki Kaisha ToshibaPacket communication exchange including dummy packet transmission
US5164939 *17 May 199117 Nov 1992Kabushiki Kaisha ToshibaPacket switching device
US5216668 *19 Aug 19911 Jun 1993Pacific BellModulated nonblocking parallel banyan network
US5361255 *29 Apr 19911 Nov 1994Dsc Communications CorporationMethod and apparatus for a high speed asynchronous transfer mode switch
US5367518 *14 Aug 199222 Nov 1994Network Equipment Technologies, Inc.Self-routing switching element and fast packet switch
US5414707 *1 Dec 19939 May 1995Bell Communications Research, Inc.Broadband ISDN processing method and system
US5440553 *19 Dec 19948 Aug 1995Widjaja; IndraOutput buffered packet switch with a flexible buffer management scheme
US5517495 *6 Dec 199414 May 1996At&T Corp.Fair prioritized scheduling in an input-buffered switch
US5550815 *30 Dec 199427 Aug 1996Lucent Technologies Inc.Apparatus and method for reducing data losses in a growable packet switch
US5568477 *27 Jun 199522 Oct 1996International Business Machines CorporationMultipurpose packet switching node for a data communication network
US5640504 *24 Jan 199417 Jun 1997Advanced Computer Applications, Inc.Distributed computing network
US5648957 *15 Feb 199515 Jul 1997Byoung-ki LeeDistributor employing controlled switching elements
US5689505 *16 Jan 199618 Nov 1997Lucent Technologies Inc.Buffering of multicast cells in switching networks
US5689508 *21 Dec 199518 Nov 1997Xerox CorporationReservation ring mechanism for providing fair queued access in a fast packet switch networks
US5689644 *25 Mar 199618 Nov 1997I-Cube, Inc.Network switch with arbitration sytem
US5784003 *25 Mar 199621 Jul 1998I-Cube, Inc.Network switch with broadcast support
US5790522 *23 Jun 19954 Aug 1998International Business Machines CorporationMethod and system for performing traffic congestion control in a data communication network
US5844887 *30 Nov 19951 Dec 1998Scorpio Communications Ltd.ATM switching fabric
US5864535 *18 Sep 199626 Jan 1999International Business Machines CorporationNetwork server having dynamic load balancing of messages in both inbound and outbound directions
US6011779 *30 Dec 19964 Jan 2000Hyundai Electronics AmericaATM switch queuing system
US6026092 *31 Dec 199615 Feb 2000Northern Telecom LimitedHigh performance fault tolerant switching system for multimedia satellite and terrestrial communications networks
US6101190 *26 Dec 19968 Aug 2000Samsung Electronics Co., Ltd.Switching system and method for asynchronous transfer mode exchange for multimedia service
US6122251 *12 Nov 199719 Sep 2000Nec CorporationSwitch control circuit and control method of ATM switchboard
US6138185 *29 Oct 199824 Oct 2000Mcdata CorporationHigh performance crossbar switch
US6151689 *9 Dec 199621 Nov 2000Tandem Computers IncorporatedDetecting and isolating errors occurring in data communication in a multiple processor system
US6181699 *1 Jul 199830 Jan 2001National Semiconductor CorporationApparatus and method of assigning VLAN tags
US6208644 *12 Mar 199827 Mar 2001I-Cube, Inc.Network switch providing dynamic load balancing
US6212194 *5 Aug 19983 Apr 2001I-Cube, Inc.Network routing switch with non-blocking arbitration system
US6243360 *21 Sep 19985 Jun 2001International Business Machines CorporationNetwork server having dynamic load balancing of messages in both inbound and outbound directions
US6259699 *30 Dec 199710 Jul 2001Nexabit Networks, LlcSystem architecture for and method of processing packets and/or cells in a common switch
US6345040 *30 Jul 19985 Feb 2002Marconi Communications, Inc.Scalable scheduled cell switch and method for switching
US6411617 *10 Dec 199825 Jun 2002Nokia Telecommunications, OySystem and method for managing data traffic associated with various quality of service principles using a conventional network node switch
US6441935 *11 Dec 199827 Aug 2002Nec CorporationOptical packet exchange system and optical switch
US6463067 *13 Dec 19998 Oct 2002Ascend Communications, Inc.Submission and response architecture for route lookup and packet classification requests
US6535510 *19 Jun 200118 Mar 2003Broadcom CorporationSwitch fabric with path redundancy
US6553031 *11 Aug 199922 Apr 2003Hitachi, Ltd.Communication node apparatus with routing tables in cache memories
US6563831 *19 Aug 199813 May 2003Avici SystemsRouter with virtual channel allocation
US6625121 *28 Apr 199923 Sep 2003Cisco Technology, Inc.Dynamically delisting and relisting multicast destinations in a network switching node
US6628655 *24 Jan 200030 Sep 2003International Business Machines CorporationMethod of self-learning for the switching nodes of a data transmission network
US6636510 *27 May 199921 Oct 2003Alcatel Canada Inc.Multicast methodology and apparatus for backpressure-based switching fabric
US6643256 *15 Dec 19994 Nov 2003Kabushiki Kaisha ToshibaPacket switch and packet switching method using priority control based on congestion status within packet switch
US6667985 *31 Aug 199923 Dec 20033Com TechnologiesCommunication switch including input bandwidth throttling to reduce output congestion
US6687247 *27 Oct 19993 Feb 2004Cisco Technology, Inc.Architecture for high speed class of service enabled linecard
US6721324 *24 Jun 199913 Apr 2004Nec CorporationSwitch control system in ATM switching system
US6798777 *17 Apr 200028 Sep 2004Juniper Networks, Inc.Filtering and route lookup in a switching device
US6804731 *25 Sep 200012 Oct 2004Paion Company, LimitedSystem, method and article of manufacture for storing an incoming datagram in switch matrix in a switch fabric chipset system
US6813243 *14 Feb 20002 Nov 2004Cisco Technology, Inc.High-speed hardware implementation of red congestion control algorithm
US6847644 *27 Mar 200025 Jan 2005Cypress Semiconductor Corp.Hybrid data transport scheme over optical networks
US6850521 *17 Mar 20001 Feb 2005Broadcom CorporationNetwork switch
US6907001 *5 Mar 199914 Jun 2005Hitachi, Ltd.Packet switch for switching variable length packets in the form of ATM cells
US6917620 *17 Dec 199912 Jul 2005Juniper Networks, Inc.Separation of data and control in a switching device
US6970424 *10 Nov 199829 Nov 2005Extreme NetworksMethod and apparatus to minimize congestion in a packet switched network
US6977930 *14 Feb 200020 Dec 2005Cisco Technology, Inc.Pipelined packet switching and queuing architecture
US6980552 *15 Aug 200227 Dec 2005Cisco Technology, Inc.Pipelined packet switching and queuing architecture
US6990097 *1 Jun 200124 Jan 20064198638 Canada Inc.Cell-based switch fabric with inter-cell control for regulating packet flow
US6999413 *29 Aug 200114 Feb 2006Hitachi, Ltd.Packet switching apparatus
US6999466 *15 Jun 200114 Feb 2006Industrial Technology Research InstituteSwitching concentrator
US7016365 *31 Mar 200021 Mar 2006Intel CorporationSwitching fabric including a plurality of crossbar sections
US7072335 *9 Aug 20004 Jul 2006Broadcom CorporationMethod of sending packets between trunk ports of network switches
US7079537 *25 Apr 200018 Jul 2006Advanced Micro Devices, Inc.Layer 3 switching logic architecture in an integrated network switch
US7088710 *10 Nov 19998 Aug 2006Xyratex Technology LimitedMethod of transmitting information through data switching apparatus and apparatus therefor
US7177309 *5 Sep 200113 Feb 2007Juniper Networks, Inc.Packet switching equipment and switching control method
US7466703 *30 Apr 199916 Dec 2008Alcatel-Lucent Usa Inc.Scalable high speed router apparatus
US7751427 *4 Jan 20076 Jul 2010Juniper Networks, Inc.Packet switching equipment and switching control method
US7916724 *25 May 201029 Mar 2011Juniper Networks, Inc.Packet switching equipment and switching control method
US20010023469 *28 Dec 200020 Sep 2001Gab-Joong JeongDistributed type input buffer switch system for transmitting arbitration information efficiently and method for processing input data using the same
Classifications
U.S. Classification370/252
International ClassificationH04L12/947, H04L12/933, H04L12/937, H04L12/931, H04Q11/04, H04L12/26
Cooperative ClassificationH04L12/5601, H04L49/256, H04L49/455, H04L49/1561, H04Q11/0478
European ClassificationH04Q11/04S2, H04L12/56A, H04L49/25F, H04L49/15E1, H04L49/45A