US20050135251A1 - Method and system for reducing congestion in computer networks - Google Patents

Method and system for reducing congestion in computer networks Download PDF

Info

Publication number
US20050135251A1
US20050135251A1 US11/057,912 US5791205A US2005135251A1 US 20050135251 A1 US20050135251 A1 US 20050135251A1 US 5791205 A US5791205 A US 5791205A US 2005135251 A1 US2005135251 A1 US 2005135251A1
Authority
US
United States
Prior art keywords
value
time stamp
data packet
counter
stamp value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/057,912
Inventor
James Kunz
William Gustafson
Leonard Haseman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/057,912 priority Critical patent/US20050135251A1/en
Publication of US20050135251A1 publication Critical patent/US20050135251A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/28Flow control; Congestion control in relation to timing considerations
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/12Avoiding congestion; Recovering from congestion
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/32Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • H04L47/56Queue scheduling implementing delay-aware scheduling
    • H04L47/564Attaching a deadline to packets, e.g. earliest due date first

Definitions

  • the present invention relates to computer networks, and more particularly to reducing congestion in computer networks.
  • Computer networks are used in every facet of today's business and personal life. Whether it involves sending electronic mail or accessing remote data, a computer network is used to accomplish various tasks.
  • data packets enter a data path serially, one after another, and then data packets are processed individually.
  • the number of data of data packets received in a data queue is based on the size of the queue, which can be programmed by a user. Hence, in some instances a large number of data packets may be received in a data packet queue.
  • the packet at the beginning (“head packet”) must be processed first and packets following the head packet must wait for processing. This results in packet congestion. If the head packet never gets processed, then the data path stalls and hence must be re-set. This results in inefficiency and can be very expensive for businesses.
  • a system for discarding expired network data packets includes a counter for assigning a time stamp value for data packets received in a data packet queue; and a comparator for comparing an extracted time stamp value with a counter value generated by the counter.
  • the time stamp value may be based on the upper two bits of the counter value.
  • the counter value may include a base increment value and a value generated by a first programmable register.
  • the system also includes a second register for storing the extracted time stamp value.
  • the comparator checks for data packet expiration if the counter value has changed or if the second register is loaded with a new data packet at the head of the data packet queue.
  • a method for discarding expired network data packets includes assigning a time stamp value to data packets that are received in a data packet queue, wherein the time stamp value is based on a counter value; extracting the time stamp value after the counter value changes or a new data packet is received at the head of the data packet queue; comparing the extracted time stamp value with the counter value; and discarding a data packet if the time stamp value has expired.
  • separate memory buffers or timestamp headers are not required to determine when a packet has expired.
  • the time stamp and expiration value may be programmed to meet the granularity needs of different networks.
  • serial data packet reception is streamlined and data packet congestion is avoided.
  • FIG. 1A is a block diagram showing plural computer systems operationally coupled to a network
  • FIG. 1B is a block diagram of the computing systems shown in FIG. 1A
  • FIG. 1C is a block diagram showing a network using the INFINIBAND standard, according to one aspect of the present invention.
  • FIG. 1D is a block diagram of a switch using the system, according to one aspect of the present invention.
  • FIG. 2 is a block diagram of a system according to one aspect of the present invention.
  • FIG. 3 is a flow diagram of executable process steps for reducing network data packet congestion, according to one aspect of the present invention.
  • FIG. 1A is a block diagram showing plural computing systems 101 - 103 operationally coupled to a network 104 .
  • network 104 may operate using multiple protocols, for example, TCP/IP, fiber channel or any other protocol.
  • FIG. 1B is a block diagram showing the internal functional architecture of a computing system (e.g. 101 ).
  • computer 101 includes a central processing unit (“CPU”) 101 A for executing computer-executable process steps and interfaces with a computer bus 101 F.
  • CPU 101 A may be a PentiumTM class processor sold and marketed by Intel Corp.TM or any other processor.
  • computing system 101 includes a network interface card (“NIC”) 101 B, a rotating disk 101 D, random access memory (“RAM”) 101 E and read only memory (“ROM”) 101 C.
  • NIC network interface card
  • RAM random access memory
  • ROM read only memory
  • NIC 101 B provides system 101 with connectivity to network 104 .
  • NIC 101 B may have its own processor or dedicated chip to conduct specific operations.
  • Disk 101 D stores operating system program files, application program files, and other files. Some of these files are stored on disk 101 D using an installation program. For example, CPU 101 A executes computer-executable process steps of an installation program so that CPU 101 A can properly execute the application program.
  • RAM 101 E also interfaces to computer bus 101 F to provide CPU 101 A with access to memory storage.
  • CPU 101 A stores and executes the process steps out of RAM 101 E.
  • Read only memory (“ROM”) 101 C is provided to store invariant instruction sequences such as start-up instruction sequences or basic input/output operating system (BIOS) sequences for operation of keyboards etc. (not shown).
  • BIOS basic input/output operating system
  • FIG. 1C shows a block diagram of plural computing devices operationally coupled using the Infiniband architecture as described in the Infiniband standard specification, published by the Infiniband Trade Association.
  • FIG. 1C shows system 117 A with a fabric 117 .
  • Fabric 117 includes plural switches 106 , 107 , 111 and 112 .
  • Fabric 117 also includes a router 108 that is coupled to a wide area network 109 and local area network 110 .
  • network 104 may include both WAN 109 and LAN 110 .
  • Switch 106 is operationally coupled to a RAID storage system 105 and system 102 , while system 101 may be operationally coupled to switch 107 .
  • Switch 112 may be coupled to a small computer system interface (“SCSI”) SCSI port 113 that is coupled to SCSI based devices. Switch 112 may also be coupled to Ethernet 114 , fiber channel device (s) 115 and other device(s) 116 .
  • SCSI small computer system interface
  • Switch 112 may also be coupled to Ethernet 114 , fiber channel device (s) 115 and other device(s) 116 .
  • FIG. 1D shows a block diagram of switch 112 that includes a processor 120 which is operationally coupled to plural ports 122 , 123 , 124 and 125 via a control port 121 and cross-bar 119 .
  • processor 120 may be a reduced instruction set computer (RISC) type microprocessor.
  • RISC reduced instruction set computer
  • Ports 122 - 125 may be similar to ports 113 - 116 , respectively.
  • Switch 112 may be coupled to a processor 129 that is coupled to Ethernet 127 and serial port 128 .
  • processor 129 may be similar to CPU 101 A in system 101 .
  • FIG. 2 is a block diagram of a system 200 that reduces data packet congestion in a network data path 208 .
  • Network data path 208 shows data packets received from a device or the network into a switch ( 112 ).
  • Network data path 208 shows data packets 200 and 201 moving in direction 208 .
  • Data packet 200 includes a start of frame header 200 A and end of frame 200 C.
  • data packet 201 includes a start of frame header 201 A and end of frame 201 C.
  • a counter 203 tags a time stamp 200 B to the data packet.
  • the time stamp code 200 B is embedded in the first word of data packet 200 .
  • time stamp code 200 B value is extracted by register 206 .
  • comparator 205 compares the extracted value 206 A with counter 203 value ( 203 A).
  • Counter 203 value 203 A may be based on a base increment value and programmable variable time stamp (VTS) register 204 value 204 A or any other command from RISC processor 120 . This allows VTS register 204 to program the time stamp value 202 using counter 203 .
  • VTS variable time stamp
  • Comparator 205 checks if the timer for data packets has expired whenever counter 203 value changes or register 206 is re-loaded (i.e. if new data packets arrive at the head of queue 208 ). Comparator 205 compares value 206 A with counter value 203 A to determine if the timer for a packet has expired. Based on the comparison, Comparator 205 generates a pass signal 205 B if the timer has not expired, or fail signal 205 A, if the timer expired.
  • the foregoing illustration is an example to show how the components of FIG. 2 will determine if a packet has expired.
  • the example is only an illustration and is not intended to limit the adaptive aspects of the present invention.
  • FIG. 3 shows a flow diagram of executable process steps that allows efficient processing of data packets.
  • step S 300 data packets are received from the network. Data packets flow serially in data path 208 .
  • a time stamp is assigned for a data packet.
  • the time stamp is embedded in the start of frame header of the data packet (e.g. 201 B).
  • Time stamp 202 is based on VTS register value 204 and may be 2 bits.
  • step S 302 the time stamp value is extracted.
  • the time stamp value is extracted and sent to register 206 .
  • step S 303 the time stamp value 206 A is compared to counter value 203 A.
  • Counter value 203 A may be based on VTS register 204 output 204 A.
  • step S 304 the process determines if the timer for a data packet has expired. This is determined by the comparison in step S 303 .
  • step S 305 B the packet is discarded if the timer has expired, or kept in the queue, in step S 305 A, if the timer has not expired.
  • separate memory, buffers or timestamp headers are not required to determine when a packet has expired.
  • the time stamp and expiration value may be programmed to meet the needs of different networks.
  • serial data packet reception is streamlined and data packet congestion is avoided.

Abstract

A system and method for discarding expired network data packets is provided. A time stamp value is assigned to data packets that are received in a data packet queue, wherein the time stamp value is based on a counter value. The time stamp value is extracted after the counter value changes or a new data packet is received at the head of the data packet queue. The extracted time stamp value is then compared with the counter value. Data packets with expired timer value are discarded.

Description

    BACKGROUND
  • 1. Field of the Invention
  • The present invention relates to computer networks, and more particularly to reducing congestion in computer networks.
  • 2. Background of the Invention
  • Computer networks are used in every facet of today's business and personal life. Whether it involves sending electronic mail or accessing remote data, a computer network is used to accomplish various tasks.
  • In a typical computer network, data packets enter a data path serially, one after another, and then data packets are processed individually. The number of data of data packets received in a data queue is based on the size of the queue, which can be programmed by a user. Hence, in some instances a large number of data packets may be received in a data packet queue. If in-order data packet processing is required, then the packet at the beginning (“head packet”) must be processed first and packets following the head packet must wait for processing. This results in packet congestion. If the head packet never gets processed, then the data path stalls and hence must be re-set. This results in inefficiency and can be very expensive for businesses.
  • Computer networks today cannot afford to have congestion and stall problems. Conventional data packet techniques do not solve the foregoing congestion and stalling problems. Conventional techniques require separate memory buffers to store data packets. This increases cost and makes the process inefficient since additional operations are needed to write/read data packets from the memory buffers.
  • Therefore, what is needed is a process and system in a network for discarding data packets that have been received for a certain period.
  • SUMMARY OF THE INVENTION
  • In one aspect of the present invention, a system for discarding expired network data packets is provided. The system includes a counter for assigning a time stamp value for data packets received in a data packet queue; and a comparator for comparing an extracted time stamp value with a counter value generated by the counter. The time stamp value may be based on the upper two bits of the counter value. The counter value may include a base increment value and a value generated by a first programmable register.
  • The system also includes a second register for storing the extracted time stamp value.
  • The comparator checks for data packet expiration if the counter value has changed or if the second register is loaded with a new data packet at the head of the data packet queue.
  • In another aspect of the present invention, a method for discarding expired network data packets is provided. The method includes assigning a time stamp value to data packets that are received in a data packet queue, wherein the time stamp value is based on a counter value; extracting the time stamp value after the counter value changes or a new data packet is received at the head of the data packet queue; comparing the extracted time stamp value with the counter value; and discarding a data packet if the time stamp value has expired.
  • In one aspect of the present invention, separate memory buffers or timestamp headers are not required to determine when a packet has expired.
  • In another aspect of the present invention, the time stamp and expiration value may be programmed to meet the granularity needs of different networks.
  • In yet another aspect of the present invention, serial data packet reception is streamlined and data packet congestion is avoided.
  • This brief summary has been provided so that the nature of the invention may be understood quickly. A more complete understanding of the invention can be obtained by reference to the following detailed description of the preferred embodiments thereof concerning the attached drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing features and other features of the present invention will now be described with reference to the drawings of a preferred embodiment. In the drawings, the same components have the same reference numerals. The illustrated embodiment is intended to illustrate, but not to limit the invention. The drawings include the following Figures:
  • FIG. 1A is a block diagram showing plural computer systems operationally coupled to a network;
  • FIG. 1B is a block diagram of the computing systems shown in FIG. 1A
  • FIG. 1C is a block diagram showing a network using the INFINIBAND standard, according to one aspect of the present invention;
  • FIG. 1D is a block diagram of a switch using the system, according to one aspect of the present invention;
  • FIG. 2 is a block diagram of a system according to one aspect of the present invention; and
  • FIG. 3 is a flow diagram of executable process steps for reducing network data packet congestion, according to one aspect of the present invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 1A is a block diagram showing plural computing systems 101-103 operationally coupled to a network 104. In one aspect of the present invention, network 104 may operate using multiple protocols, for example, TCP/IP, fiber channel or any other protocol.
  • FIG. 1B is a block diagram showing the internal functional architecture of a computing system (e.g. 101). As shown in FIG. 1B, computer 101 includes a central processing unit (“CPU”) 101A for executing computer-executable process steps and interfaces with a computer bus 101F. CPU 101A may be a Pentium™ class processor sold and marketed by Intel Corp.™ or any other processor.
  • Among other components, computing system 101 includes a network interface card (“NIC”) 101B, a rotating disk 101D, random access memory (“RAM”) 101E and read only memory (“ROM”) 101C.
  • NIC 101B provides system 101 with connectivity to network 104. NIC 101B may have its own processor or dedicated chip to conduct specific operations.
  • Disk 101D stores operating system program files, application program files, and other files. Some of these files are stored on disk 101D using an installation program. For example, CPU 101A executes computer-executable process steps of an installation program so that CPU 101A can properly execute the application program.
  • A random access main memory (“RAM”) 101E also interfaces to computer bus 101F to provide CPU 101A with access to memory storage. When executing stored computer-executable process steps from disk 101D (or other storage media such as a floppy disk 16 or via network connection 104), CPU 101A stores and executes the process steps out of RAM 101E.
  • Read only memory (“ROM”) 101C is provided to store invariant instruction sequences such as start-up instruction sequences or basic input/output operating system (BIOS) sequences for operation of keyboards etc. (not shown).
  • FIG. 1C shows a block diagram of plural computing devices operationally coupled using the Infiniband architecture as described in the Infiniband standard specification, published by the Infiniband Trade Association.
  • FIG. 1C shows system 117A with a fabric 117. Fabric 117 includes plural switches 106, 107, 111 and 112. Fabric 117 also includes a router 108 that is coupled to a wide area network 109 and local area network 110. It is noteworthy that network 104 may include both WAN 109 and LAN 110.
  • Switch 106 is operationally coupled to a RAID storage system 105 and system 102, while system 101 may be operationally coupled to switch 107.
  • Switch 112 may be coupled to a small computer system interface (“SCSI”) SCSI port 113 that is coupled to SCSI based devices. Switch 112 may also be coupled to Ethernet 114, fiber channel device (s) 115 and other device(s) 116.
  • FIG. 1D shows a block diagram of switch 112 that includes a processor 120 which is operationally coupled to plural ports 122, 123, 124 and 125 via a control port 121 and cross-bar 119. In one aspect of the present invention, processor 120 may be a reduced instruction set computer (RISC) type microprocessor. Ports 122-125 may be similar to ports 113-116, respectively.
  • Switch 112 may be coupled to a processor 129 that is coupled to Ethernet 127 and serial port 128. In one aspect of the present invention, processor 129 may be similar to CPU 101A in system 101.
  • FIG. 2 is a block diagram of a system 200 that reduces data packet congestion in a network data path 208. Network data path 208 shows data packets received from a device or the network into a switch (112).
  • Network data path 208 shows data packets 200 and 201 moving in direction 208. Data packet 200 includes a start of frame header 200A and end of frame 200C. Similarly, data packet 201 includes a start of frame header 201A and end of frame 201C.
  • When a data packet (e.g.) 200 is received, a counter 203 tags a time stamp 200B to the data packet. Typically, the time stamp code 200B is embedded in the first word of data packet 200. Before data packet 200 is processed or while waiting at the head of a packet queue 208, time stamp code 200B value is extracted by register 206. As discussed below, comparator 205 compares the extracted value 206A with counter 203 value (203A).
  • Counter 203 value 203A may be based on a base increment value and programmable variable time stamp (VTS) register 204 value 204A or any other command from RISC processor 120. This allows VTS register 204 to program the time stamp value 202 using counter 203.
  • Comparator 205 checks if the timer for data packets has expired whenever counter 203 value changes or register 206 is re-loaded (i.e. if new data packets arrive at the head of queue 208). Comparator 205 compares value 206A with counter value 203A to determine if the timer for a packet has expired. Based on the comparison, Comparator 205 generates a pass signal 205B if the timer has not expired, or fail signal 205A, if the timer expired.
  • An example of how the expiration value is determined is provided below:
    • VTS Register 204 value=VTS
    • Base Increment for VTS register 204: M milli-seconds
    • Expiration value: 2M*2{circumflex over ( )}VTS+X %−Y %
  • In one aspect of the present invention, the following values may be used:
    • VTS=8, M=2, X=1% and Y=51%, and expiration value is between 250 ms to 500 ms.
  • The foregoing illustration is an example to show how the components of FIG. 2 will determine if a packet has expired. The example is only an illustration and is not intended to limit the adaptive aspects of the present invention.
  • FIG. 3 shows a flow diagram of executable process steps that allows efficient processing of data packets.
  • Turning in detail to FIG. 3, in step S300 data packets are received from the network. Data packets flow serially in data path 208.
  • In step S301, a time stamp is assigned for a data packet. In one aspect of the present invention, the time stamp is embedded in the start of frame header of the data packet (e.g. 201B). Time stamp 202 is based on VTS register value 204 and may be 2 bits.
  • In step S302, the time stamp value is extracted. The time stamp value is extracted and sent to register 206.
  • In step S303, the time stamp value 206A is compared to counter value 203A. Counter value 203A may be based on VTS register 204 output 204A.
  • In step S304, the process determines if the timer for a data packet has expired. This is determined by the comparison in step S303.
  • In step S305B the packet is discarded if the timer has expired, or kept in the queue, in step S305A, if the timer has not expired.
  • In one aspect of the present invention, separate memory, buffers or timestamp headers are not required to determine when a packet has expired.
  • In another aspect of the present invention, the time stamp and expiration value may be programmed to meet the needs of different networks.
  • In yet another aspect of the present invention, serial data packet reception is streamlined and data packet congestion is avoided.
  • Although the present invention has been described with reference to specific embodiments, these embodiments are illustrative only and not limiting. Many other applications and embodiments of the present invention will be apparent in light of this disclosure and the following claims.

Claims (24)

1. (canceled)
2. (canceled)
3. (canceled)
4. (canceled)
5. (canceled)
6. (canceled)
7. (canceled)
8. (canceled)
9. (canceled)
10. (canceled)
11. A system for discarding expired network data packets, comprising:
a counter for inserting a time stamp value in data packets received in a data packet queue; and
a comparator for comparing an extracted time stamp value and a counter value generated by the counter, wherein the time stamp value is extracted before a data packet is processed or while a data packet is waiting at a head of a data packet queue, and a packet is discarded if a time stamp value for the packet has expired.
12. The system of claim 11, wherein the counter value includes a base increment value.
13. The system of claim 11, wherein the counter value includes a value generated by a first programmable register.
14. The system of claim 11, further comprising:
a second register for storing the extracted time stamp value.
15. The system of claim 14, wherein the comparator checks for data packet expiration if the counter value has changed or if the second register is loaded with a new data packet at the head of the data packet queue.
16. The system of claim 11, wherein the time stamp value is inserted in a start of frame header of a data packet.
17. A method for discarding expired network data packets, comprising:
inserting a time stamp value in data packets that are received in a data packet queue, wherein the time stamp value is based on a counter value;
extracting the time stamp value before a data packet is processed or while a data packet is waiting at a head of a packet queue;
comparing the extracted time stamp value with the counter value; and
discarding a data packet if the time stamp value has expired.
18. The method of claim 17, wherein the counter value is based on a base increment value and a programmable register value.
19. The method of claim 17, wherein the time stamp value is inserted in a start of frame header of a data packet.
20. A network having a switch, comprising:
a system for discarding expired network data packets, wherein the system includes a counter for inserting a time stamp value in data packets received in a data packet queue, wherein the time stamp value is inserted in a start of frame header; and a comparator for comparing an extracted time stamp value and a counter value generated by the counter, wherein the time stamp value is extracted before a data packet is processed or while a data packet is waiting at a head of a data packet queue, and a packet is discarded if a time stamp value for the packet has expired.
21. The network of claim 19, wherein the counter value includes a base increment value.
22. The network of claim 19, wherein the counter value includes a value generated by a first programmable register.
23. The network of claim 19, further comprising:
a second register for storing the extracted time stamp value.
24. The network of claim 22, wherein the comparator checks for data packet expiration if the counter value has changed or if the second register is loaded with a new data packet at a head of the data packet queue.
US11/057,912 2002-10-07 2005-02-15 Method and system for reducing congestion in computer networks Abandoned US20050135251A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/057,912 US20050135251A1 (en) 2002-10-07 2005-02-15 Method and system for reducing congestion in computer networks

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/266,360 US6886141B1 (en) 2002-10-07 2002-10-07 Method and system for reducing congestion in computer networks
US11/057,912 US20050135251A1 (en) 2002-10-07 2005-02-15 Method and system for reducing congestion in computer networks

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/266,360 Continuation US6886141B1 (en) 2002-10-07 2002-10-07 Method and system for reducing congestion in computer networks

Publications (1)

Publication Number Publication Date
US20050135251A1 true US20050135251A1 (en) 2005-06-23

Family

ID=34434697

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/266,360 Expired - Lifetime US6886141B1 (en) 2002-10-07 2002-10-07 Method and system for reducing congestion in computer networks
US11/057,912 Abandoned US20050135251A1 (en) 2002-10-07 2005-02-15 Method and system for reducing congestion in computer networks

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/266,360 Expired - Lifetime US6886141B1 (en) 2002-10-07 2002-10-07 Method and system for reducing congestion in computer networks

Country Status (1)

Country Link
US (2) US6886141B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060286993A1 (en) * 2005-06-20 2006-12-21 Motorola, Inc. Throttling server communications in a communication network
US20080235370A1 (en) * 2007-03-21 2008-09-25 Somansa Co., Ltd. Method and System for Controlling Network Traffic of P2P and Instant Messenger Softwares
CN102170663A (en) * 2011-05-23 2011-08-31 迈普通信技术股份有限公司 3G (The Third Generation Telecommunication)-based method and equipment for guaranteeing service quality in real-time transmission service
CN105610725A (en) * 2016-01-11 2016-05-25 盛科网络(苏州)有限公司 Dynamic queue congestion aging management method and device

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7230929B2 (en) * 2002-07-22 2007-06-12 Qlogic, Corporation Method and system for dynamically assigning domain identification in a multi-module fibre channel switch
US7154886B2 (en) * 2002-07-22 2006-12-26 Qlogic Corporation Method and system for primary blade selection in a multi-module fiber channel switch
US7334046B1 (en) 2002-08-05 2008-02-19 Qlogic, Corporation System and method for optimizing frame routing in a network
US7397768B1 (en) 2002-09-11 2008-07-08 Qlogic, Corporation Zone management in a multi-module fibre channel switch
US7362717B1 (en) 2002-10-03 2008-04-22 Qlogic, Corporation Method and system for using distributed name servers in multi-module fibre channel switches
US7355966B2 (en) * 2003-07-16 2008-04-08 Qlogic, Corporation Method and system for minimizing disruption in common-access networks
US7152132B2 (en) * 2003-07-16 2006-12-19 Qlogic Corporation Method and apparatus for improving buffer utilization in communication networks
US7388843B2 (en) * 2003-07-16 2008-06-17 Qlogic, Corporation Method and apparatus for testing loop pathway integrity in a fibre channel arbitrated loop
US7430175B2 (en) * 2003-07-21 2008-09-30 Qlogic, Corporation Method and system for managing traffic in fibre channel systems
US7525983B2 (en) * 2003-07-21 2009-04-28 Qlogic, Corporation Method and system for selecting virtual lanes in fibre channel switches
US7630384B2 (en) * 2003-07-21 2009-12-08 Qlogic, Corporation Method and system for distributing credit in fibre channel systems
US7522529B2 (en) * 2003-07-21 2009-04-21 Qlogic, Corporation Method and system for detecting congestion and over subscription in a fibre channel network
US7420982B2 (en) * 2003-07-21 2008-09-02 Qlogic, Corporation Method and system for keeping a fibre channel arbitrated loop open during frame gaps
US7406092B2 (en) * 2003-07-21 2008-07-29 Qlogic, Corporation Programmable pseudo virtual lanes for fibre channel systems
US7447224B2 (en) * 2003-07-21 2008-11-04 Qlogic, Corporation Method and system for routing fibre channel frames
US7583597B2 (en) * 2003-07-21 2009-09-01 Qlogic Corporation Method and system for improving bandwidth and reducing idles in fibre channel switches
US7646767B2 (en) * 2003-07-21 2010-01-12 Qlogic, Corporation Method and system for programmable data dependant network routing
US7580354B2 (en) * 2003-07-21 2009-08-25 Qlogic, Corporation Multi-speed cut through operation in fibre channel switches
US7512067B2 (en) * 2003-07-21 2009-03-31 Qlogic, Corporation Method and system for congestion control based on optimum bandwidth allocation in a fibre channel switch
US7352701B1 (en) 2003-09-19 2008-04-01 Qlogic, Corporation Buffer to buffer credit recovery for in-line fibre channel credit extension devices
EP1687947B1 (en) * 2003-11-25 2012-10-03 International Business Machines Corporation Mobile hub and managing events in a mobile hub
US7480293B2 (en) * 2004-02-05 2009-01-20 Qlogic, Corporation Method and system for preventing deadlock in fibre channel fabrics using frame priorities
US7930377B2 (en) 2004-04-23 2011-04-19 Qlogic, Corporation Method and system for using boot servers in networks
US7669190B2 (en) 2004-05-18 2010-02-23 Qlogic, Corporation Method and system for efficiently recording processor events in host bus adapters
US8295299B2 (en) * 2004-10-01 2012-10-23 Qlogic, Corporation High speed fibre channel switch element
US7676611B2 (en) * 2004-10-01 2010-03-09 Qlogic, Corporation Method and system for processing out of orders frames
US7380030B2 (en) * 2004-10-01 2008-05-27 Qlogic, Corp. Method and system for using an in-line credit extender with a host bus adapter
US7593997B2 (en) * 2004-10-01 2009-09-22 Qlogic, Corporation Method and system for LUN remapping in fibre channel networks
CN101087171A (en) * 2006-08-26 2007-12-12 华为技术有限公司 A method and system of transmission control of wireless link
US7792131B1 (en) * 2009-03-10 2010-09-07 Cisco Technologies, Inc. Queue sharing with fair rate guarantee
US8593965B2 (en) 2010-07-19 2013-11-26 Cisco Technology, Inc. Mitigating the effects of congested interfaces on a fabric
US20120106653A1 (en) * 2010-11-03 2012-05-03 Broadcom Corporation Multimedia processing within a vehicular communication network
US9391840B2 (en) * 2012-05-02 2016-07-12 Solarflare Communications, Inc. Avoiding delayed data
EP2736205A1 (en) * 2012-11-22 2014-05-28 Alcatel Lucent Apparatus and method for forwarding packets or messages

Citations (96)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US729593A (en) * 1902-12-16 1903-06-02 Draper Co Take-up-arresting mechanism for looms.
US4081612A (en) * 1975-07-31 1978-03-28 Hasler Ag Method for building-up of routing addresses in a digital telecommunication network
US4200929A (en) * 1978-01-23 1980-04-29 Davidjuk Alexandr D Input device for delivery of data from digital transmitters
US4258418A (en) * 1978-12-28 1981-03-24 International Business Machines Corporation Variable capacity data buffer system
US5090011A (en) * 1988-12-23 1992-02-18 Hitachi, Ltd. Packet congestion control method and packet switching equipment
US5115430A (en) * 1990-09-24 1992-05-19 At&T Bell Laboratories Fair access of multi-priority traffic to distributed-queue dual-bus networks
US5280483A (en) * 1990-08-09 1994-01-18 Fujitsu Limited Traffic control system for asynchronous transfer mode exchange
US5291481A (en) * 1991-10-04 1994-03-01 At&T Bell Laboratories Congestion control for high speed packet networks
US5390173A (en) * 1992-10-22 1995-02-14 Digital Equipment Corporation Packet format in hub for packet data communications system
US5594672A (en) * 1994-05-20 1997-01-14 Micro Energetics Corporation Peripheral power saver
US5623492A (en) * 1995-03-24 1997-04-22 U S West Technologies, Inc. Methods and systems for managing bandwidth resources in a fast packet switching network
US5706279A (en) * 1995-03-24 1998-01-06 U S West Technologies, Inc. Methods and systems for managing packet flow into a fast packet switching network
US5732206A (en) * 1996-07-23 1998-03-24 International Business Machines Corporation Method, apparatus and program product for disruptive recovery in a data processing system
US5751710A (en) * 1996-06-11 1998-05-12 Cisco Technology, Inc. Technique for connecting cards of a distributed network switch
US5757771A (en) * 1995-11-14 1998-05-26 Yurie Systems, Inc. Queue management to serve variable and constant bit rate traffic at multiple quality of service levels in a ATM switch
US5892604A (en) * 1996-05-09 1999-04-06 Nippon Telegraph And Telephone Corporation ATM switch
US5894560A (en) * 1995-03-17 1999-04-13 Lsi Logic Corporation Method and apparatus for controlling I/O channels responsive to an availability of a plurality of I/O devices to transfer data
US6011779A (en) * 1996-12-30 2000-01-04 Hyundai Electronics America ATM switch queuing system
US6026092A (en) * 1996-12-31 2000-02-15 Northern Telecom Limited High performance fault tolerant switching system for multimedia satellite and terrestrial communications networks
US6046979A (en) * 1998-05-04 2000-04-04 Cabletron Systems, Inc. Method and apparatus for controlling the flow of variable-length packets through a multiport switch
US6055618A (en) * 1995-10-31 2000-04-25 Cray Research, Inc. Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel
US6185203B1 (en) * 1997-02-18 2001-02-06 Vixel Corporation Fibre channel switching fabric
US6209089B1 (en) * 1998-08-12 2001-03-27 Microsoft Corporation Correcting for changed client machine hardware using a server-based operating system
US6230276B1 (en) * 1999-02-01 2001-05-08 Douglas T Hayden Energy conserving measurement system under software control and method for battery powered products
US6335935B2 (en) * 1998-07-08 2002-01-01 Broadcom Corporation Network switching architecture with fast filtering processor
US6343324B1 (en) * 1999-09-13 2002-01-29 International Business Machines Corporation Method and system for controlling access share storage devices in a network environment by configuring host-to-volume mapping data structures in the controller memory for granting and denying access to the devices
US20020016838A1 (en) * 1999-12-17 2002-02-07 Ceki Geluc Scheme for blocking the use of lost or stolen network-connectable computer systems
US6353612B1 (en) * 1998-06-19 2002-03-05 Brocade Communications Systems, Inc. Probing device
US20020034178A1 (en) * 2000-06-02 2002-03-21 Inrange Technologies Corporation Fibre channel address adaptor having data buffer extension and address mapping in a fibre channel switch
US6370605B1 (en) * 1999-03-04 2002-04-09 Sun Microsystems, Inc. Switch based scalable performance storage architecture
US6397360B1 (en) * 1999-07-28 2002-05-28 Lsi Logic Corporation Method and apparatus for generating a fibre channel compliant frame
US20030002516A1 (en) * 2001-06-29 2003-01-02 Michael Boock Method and apparatus for adapting to a clock rate transition in a communications network using idles
US6509988B1 (en) * 1997-09-16 2003-01-21 Nec Corporation IEEE serial bus physical layer interface having a speed setting circuit
US20030026287A1 (en) * 2001-07-31 2003-02-06 Mullendore Rodney N. Method and system for managing time division multiplexing (TDM) timeslots in a network switch
US20030026267A1 (en) * 2001-07-31 2003-02-06 Oberman Stuart F. Virtual channels in a network switch
US20030033487A1 (en) * 2001-08-09 2003-02-13 International Business Machines Corporation Method and apparatus for managing data in a distributed buffer system
US6522656B1 (en) * 1994-09-12 2003-02-18 3Com Corporation Distributed processing ethernet switch with adaptive cut-through switching
US20030035433A1 (en) * 2001-08-16 2003-02-20 International Business Machines Corporation Apparatus and method for virtualizing a queue pair space to minimize time-wait impacts
US20030056000A1 (en) * 2001-07-26 2003-03-20 Nishan Systems, Inc. Transfer ready frame reordering
US20030063567A1 (en) * 2001-10-02 2003-04-03 Stmicroelectronics, Inc. Ethernet device and method for extending ethernet FIFO buffer
US20030079019A1 (en) * 2001-09-28 2003-04-24 Lolayekar Santosh C. Enforcing quality of service in a storage network
US20030076788A1 (en) * 2001-10-19 2003-04-24 Sun Microsystems, Inc. Method, system, and program for discovering devices communicating through a switch
US6563796B1 (en) * 1998-03-18 2003-05-13 Nippon Telegraph And Telephone Corporation Apparatus for quality of service evaluation and traffic measurement
US20030091062A1 (en) * 2001-11-13 2003-05-15 Lay Samuel C. Method and apparatus for providing optimized high speed link utilization
US20030093607A1 (en) * 2001-11-09 2003-05-15 Main Kevin K. Low pin count (LPC) I/O bridge
US6570853B1 (en) * 1998-12-18 2003-05-27 Lsi Logic Corporation Method and apparatus for transmitting data to a node in a distributed data processing system
US20040013113A1 (en) * 2002-07-17 2004-01-22 Ranjeeta Singh Technique to improve network routing using best-match and exact-match techniques
US20040013088A1 (en) * 2002-07-19 2004-01-22 International Business Machines Corporation Long distance repeater for digital information
US6684209B1 (en) * 2000-01-14 2004-01-27 Hitachi, Ltd. Security method and system for storage subsystem
US20040024831A1 (en) * 2002-06-28 2004-02-05 Shih-Yun Yang Blade server management system
US20040027989A1 (en) * 2002-07-29 2004-02-12 Brocade Communications Systems, Inc. Cascade credit sharing for fibre channel links
US6697914B1 (en) * 2000-09-11 2004-02-24 Western Digital Ventures, Inc. Switched node comprising a disk controller with integrated multi-port switching circuitry
US6697368B2 (en) * 2000-11-17 2004-02-24 Foundry Networks, Inc. High-performance network switch
US6700877B1 (en) * 1997-08-05 2004-03-02 Siemens Aktiengesellschaft Method and bus system for automatic address allocation
US20040054776A1 (en) * 2002-09-16 2004-03-18 Finisar Corporation Network expert analysis process
US20040054866A1 (en) * 1998-06-29 2004-03-18 Blumenau Steven M. Mapping of hosts to logical storage units and data storage ports in a data processing system
US20040064664A1 (en) * 2002-09-30 2004-04-01 Gil Mercedes E. Buffer management architecture and method for an infiniband subnetwork
US20040081196A1 (en) * 2002-10-29 2004-04-29 Elliott Stephen J. Protocol independent hub
US20040085974A1 (en) * 2002-07-02 2004-05-06 Vixel Corporation Methods and apparatus for device zoning in fibre channel arbitrated loop systems
US20040085994A1 (en) * 2002-07-02 2004-05-06 Vixel Corporation Methods and apparatus for device access fairness in fibre channel arbitrated loop systems
US20040092278A1 (en) * 2002-11-13 2004-05-13 Wilhelmus Diepstraten Managing priority queues and escalation in wireless communication systems
US6738381B1 (en) * 1997-12-19 2004-05-18 Telefonaktiebolaget Lm Ericsson (Publ) ATM time stamped queuing
US20050018673A1 (en) * 2003-07-21 2005-01-27 Dropps Frank R. Method and system for using extended fabric features with fibre channel switch elements
US20050036485A1 (en) * 2003-08-11 2005-02-17 Eilers Fritz R. Network having switchover with no data loss
US20050036763A1 (en) * 1999-05-06 2005-02-17 Motoki Kato Method of processing multiplexed program data using entry points and time units
US20050036499A1 (en) * 2001-12-26 2005-02-17 Andiamo Systems, Inc., A Delaware Corporation Fibre Channel Switch that enables end devices in different fabrics to communicate with one another while retaining their unique Fibre Channel Domain_IDs
US20050047334A1 (en) * 2001-06-13 2005-03-03 Paul Harry V. Fibre channel switch
US20050076113A1 (en) * 2003-09-12 2005-04-07 Finisar Corporation Network analysis sample management process
US20050073956A1 (en) * 2003-08-11 2005-04-07 Moores John D. Network switching device ingress memory system
US20050088969A1 (en) * 2001-12-19 2005-04-28 Scott Carlsen Port congestion notification in a switch
US6888831B1 (en) * 2000-09-28 2005-05-03 Western Digital Ventures, Inc. Distributed resource reservation system for establishing a path through a multi-dimensional computer network to support isochronous data
US20050099970A1 (en) * 2003-11-06 2005-05-12 Halliday David J. Method and apparatus for mapping TDM payload data
US20050108444A1 (en) * 2003-11-19 2005-05-19 Flauaus Gary R. Method of detecting and monitoring fabric congestion
US20050111845A1 (en) * 2002-06-25 2005-05-26 Stephen Nelson Apparatus, system and methods for modifying operating characteristics of optoelectronic devices
US6901072B1 (en) * 2003-05-15 2005-05-31 Foundry Networks, Inc. System and method for high speed packet transmission implementing dual transmit and receive pipelines
US6983342B2 (en) * 2002-10-08 2006-01-03 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US6987768B1 (en) * 1999-06-02 2006-01-17 Fujitsu Limited Packet transferring apparatus
US6988149B2 (en) * 2002-02-26 2006-01-17 Lsi Logic Corporation Integrated target masking
US20060013248A1 (en) * 1999-08-13 2006-01-19 Hamayun Mujeeb Switching device interfaces
US20060034302A1 (en) * 2004-07-19 2006-02-16 David Peterson Inter-fabric routing
US20060034192A1 (en) * 2004-08-12 2006-02-16 Broadcom Corporation Apparatus and system for coupling and decoupling initiator devices to a network using an arbitrated loop without disrupting the network
US20060047852A1 (en) * 2004-04-23 2006-03-02 Shishir Shah Method and system for using boot servers in networks
US7010607B1 (en) * 1999-09-15 2006-03-07 Hewlett-Packard Development Company, L.P. Method for training a communication link between ports to correct for errors
US20060074927A1 (en) * 2004-09-24 2006-04-06 Emc Corporation Enclosure configurable to perform in-band or out-of-band enclosure management
US7031615B2 (en) * 2001-10-04 2006-04-18 Finisar Corporation Optical channel selection and evaluation system
US7039070B2 (en) * 2000-10-27 2006-05-02 Kabushiki Kaisha Toshiba Moving image packet decoding and reproducing apparatus, reproduction time control method thereof, computer program product for controlling reproduction time and multimedia information receiving apparatus
US20060107260A1 (en) * 2000-11-17 2006-05-18 Giovanni Motta Efficient generator of update packages for mobile devices
US7188364B2 (en) * 2001-12-20 2007-03-06 Cranite Systems, Inc. Personal virtual bridged local area networks
US7187688B2 (en) * 2002-06-28 2007-03-06 International Business Machines Corporation Priority arbitration mechanism
US7190667B2 (en) * 2001-04-26 2007-03-13 Intel Corporation Link level packet flow control mechanism
US7209478B2 (en) * 2002-05-31 2007-04-24 Palau Acquisition Corporation (Delaware) Apparatus and methods for dynamic reallocation of virtual lane buffer space in an infiniband switch
US7215680B2 (en) * 2001-07-26 2007-05-08 Nishan Systems, Inc. Method and apparatus for scheduling packet flow on a fibre channel arbitrated loop
US7315511B2 (en) * 2001-10-24 2008-01-01 Fujitsu Limited Transmitter, SONET/SDH transmitter, and transmission system
US7327680B1 (en) * 2002-11-05 2008-02-05 Cisco Technology, Inc. Methods and apparatus for network congestion control
US7346707B1 (en) * 2002-01-16 2008-03-18 Advanced Micro Devices, Inc. Arrangement in an infiniband channel adapter for sharing memory space for work queue entries using multiply-linked lists
US7352740B2 (en) * 2003-04-29 2008-04-01 Brocade Communciations Systems, Inc. Extent-based fibre channel zoning in hardware

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162375A (en) 1972-03-23 1979-07-24 Siemens Aktiengesellschaft Time-divison multiplex switching network with spatial switching stages
GB2074815B (en) 1980-04-24 1984-06-27 Plessey Co Ltd Telecommunications switching network using digital switching modules
US4546468A (en) 1982-09-13 1985-10-08 At&T Bell Laboratories Switching network control circuit
US4569043A (en) 1983-06-22 1986-02-04 Gte Automatic Electric Inc. Arrangement for interfacing the space stage to the time stages of a T-S-T digital switching system
US4725835A (en) 1985-09-13 1988-02-16 T-Bar Incorporated Time multiplexed bus matrix switching system
US4821034A (en) 1987-02-06 1989-04-11 Ancor Communications, Inc. Digital exchange switch element and network
US5144622A (en) 1988-02-15 1992-09-01 Hitachi, Ltd. Network system
US5367520A (en) 1992-11-25 1994-11-22 Bell Communcations Research, Inc. Method and system for routing cells in an ATM switch
US5412653A (en) 1993-10-15 1995-05-02 International Business Machines Corporation Dynamic switch cascading system
GB9401092D0 (en) 1994-01-21 1994-03-16 Newbridge Networks Corp A network management system
GB9408574D0 (en) 1994-04-29 1994-06-22 Newbridge Networks Corp Atm switching system
US5598541A (en) 1994-10-24 1997-01-28 Lsi Logic Corporation Node loop port communication interface super core for fibre channel
US5687172A (en) 1994-12-30 1997-11-11 Lucent Technologies Inc. Terabit per second distribution network
US5748612A (en) 1995-08-10 1998-05-05 Mcdata Corporation Method and apparatus for implementing virtual circuits in a fibre channel system
US6047323A (en) 1995-10-19 2000-04-04 Hewlett-Packard Company Creation and migration of distributed streams in clusters of networked computers
US5610745A (en) 1995-10-26 1997-03-11 Hewlett-Packard Co. Method and apparatus for tracking buffer availability
JPH09247176A (en) 1996-03-11 1997-09-19 Hitachi Ltd Asynchronous transfer mode exchange system
KR100194813B1 (en) 1996-12-05 1999-06-15 정선종 Packet Switching Device with Multichannel / Multicast Switching Function and Packet Switching System Using the Same
US6188690B1 (en) 1996-12-12 2001-02-13 Pmc-Sierra, Inc. Method and apparatus for high speed, scalable communication system
JP3156623B2 (en) 1997-01-31 2001-04-16 日本電気株式会社 Fiber channel fabric
US6014383A (en) 1997-02-10 2000-01-11 Compaq Computer Corporation System and method for controlling multiple initiators in a fibre channel environment
US6160813A (en) 1997-03-21 2000-12-12 Brocade Communications Systems, Inc. Fibre channel switching system and method
US5987028A (en) 1997-05-12 1999-11-16 Industrial Technology Research Insitute Multiple channel ATM switch
US6081512A (en) 1997-06-30 2000-06-27 Sun Microsystems, Inc. Spanning tree support in a high performance network device
US6324181B1 (en) 1998-04-16 2001-11-27 3Com Corporation Fibre channel switched arbitrated loop
US6411599B1 (en) 1998-05-29 2002-06-25 International Business Machines Corporation Fault tolerant switching architecture
US6330236B1 (en) 1998-06-11 2001-12-11 Synchrodyne Networks, Inc. Packet switching method with time-based routing
US6885664B2 (en) 1998-07-22 2005-04-26 Synchrodyne Networks, Inc. Distributed switching system and method with time-based routing
US6597691B1 (en) 1998-09-01 2003-07-22 Ancor Communications, Inc. High performance switching
US6308220B1 (en) 1999-01-29 2001-10-23 Neomagic Corp. Circulating parallel-search engine with random inputs for network routing table stored in a wide embedded DRAM
US6424658B1 (en) 1999-01-29 2002-07-23 Neomagic Corp. Store-and-forward network switch using an embedded DRAM
US6467008B1 (en) * 1999-03-01 2002-10-15 Sun Microsystems, Inc. Method and apparatus for indicating an interrupt in a network interface
US6697359B1 (en) 1999-07-02 2004-02-24 Ancor Communications, Inc. High performance switch fabric element and switch systems
ATE411675T1 (en) 1999-12-10 2008-10-15 Qlogic Switch Products Inc METHOD AND DEVICE FOR CREDIT-BASED FLOW CONTROL IN FIBER CHANNEL SYSTEMS
EP1290837B1 (en) 2000-06-05 2007-10-24 Qlogic Switch Products, Inc. Hardware-enforced loop-level hard zoning for fibre channel switch fabric
US7230929B2 (en) 2002-07-22 2007-06-12 Qlogic, Corporation Method and system for dynamically assigning domain identification in a multi-module fibre channel switch
US7154886B2 (en) 2002-07-22 2006-12-26 Qlogic Corporation Method and system for primary blade selection in a multi-module fiber channel switch

Patent Citations (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US729593A (en) * 1902-12-16 1903-06-02 Draper Co Take-up-arresting mechanism for looms.
US4081612A (en) * 1975-07-31 1978-03-28 Hasler Ag Method for building-up of routing addresses in a digital telecommunication network
US4200929A (en) * 1978-01-23 1980-04-29 Davidjuk Alexandr D Input device for delivery of data from digital transmitters
US4258418A (en) * 1978-12-28 1981-03-24 International Business Machines Corporation Variable capacity data buffer system
US5090011A (en) * 1988-12-23 1992-02-18 Hitachi, Ltd. Packet congestion control method and packet switching equipment
US5280483A (en) * 1990-08-09 1994-01-18 Fujitsu Limited Traffic control system for asynchronous transfer mode exchange
US5115430A (en) * 1990-09-24 1992-05-19 At&T Bell Laboratories Fair access of multi-priority traffic to distributed-queue dual-bus networks
US5291481A (en) * 1991-10-04 1994-03-01 At&T Bell Laboratories Congestion control for high speed packet networks
US5390173A (en) * 1992-10-22 1995-02-14 Digital Equipment Corporation Packet format in hub for packet data communications system
US5594672A (en) * 1994-05-20 1997-01-14 Micro Energetics Corporation Peripheral power saver
US6522656B1 (en) * 1994-09-12 2003-02-18 3Com Corporation Distributed processing ethernet switch with adaptive cut-through switching
US5894560A (en) * 1995-03-17 1999-04-13 Lsi Logic Corporation Method and apparatus for controlling I/O channels responsive to an availability of a plurality of I/O devices to transfer data
US5623492A (en) * 1995-03-24 1997-04-22 U S West Technologies, Inc. Methods and systems for managing bandwidth resources in a fast packet switching network
US5706279A (en) * 1995-03-24 1998-01-06 U S West Technologies, Inc. Methods and systems for managing packet flow into a fast packet switching network
US6055618A (en) * 1995-10-31 2000-04-25 Cray Research, Inc. Virtual maintenance network in multiprocessing system having a non-flow controlled virtual maintenance channel
US5757771A (en) * 1995-11-14 1998-05-26 Yurie Systems, Inc. Queue management to serve variable and constant bit rate traffic at multiple quality of service levels in a ATM switch
US5892604A (en) * 1996-05-09 1999-04-06 Nippon Telegraph And Telephone Corporation ATM switch
US5751710A (en) * 1996-06-11 1998-05-12 Cisco Technology, Inc. Technique for connecting cards of a distributed network switch
US5732206A (en) * 1996-07-23 1998-03-24 International Business Machines Corporation Method, apparatus and program product for disruptive recovery in a data processing system
US6011779A (en) * 1996-12-30 2000-01-04 Hyundai Electronics America ATM switch queuing system
US6026092A (en) * 1996-12-31 2000-02-15 Northern Telecom Limited High performance fault tolerant switching system for multimedia satellite and terrestrial communications networks
US6185203B1 (en) * 1997-02-18 2001-02-06 Vixel Corporation Fibre channel switching fabric
US6700877B1 (en) * 1997-08-05 2004-03-02 Siemens Aktiengesellschaft Method and bus system for automatic address allocation
US6509988B1 (en) * 1997-09-16 2003-01-21 Nec Corporation IEEE serial bus physical layer interface having a speed setting circuit
US6738381B1 (en) * 1997-12-19 2004-05-18 Telefonaktiebolaget Lm Ericsson (Publ) ATM time stamped queuing
US6563796B1 (en) * 1998-03-18 2003-05-13 Nippon Telegraph And Telephone Corporation Apparatus for quality of service evaluation and traffic measurement
US6046979A (en) * 1998-05-04 2000-04-04 Cabletron Systems, Inc. Method and apparatus for controlling the flow of variable-length packets through a multiport switch
US6353612B1 (en) * 1998-06-19 2002-03-05 Brocade Communications Systems, Inc. Probing device
US20040054866A1 (en) * 1998-06-29 2004-03-18 Blumenau Steven M. Mapping of hosts to logical storage units and data storage ports in a data processing system
US6988130B2 (en) * 1998-06-29 2006-01-17 Emc Corporation Virtual ports for partitioning of data storage
US7051182B2 (en) * 1998-06-29 2006-05-23 Emc Corporation Mapping of hosts to logical storage units and data storage ports in a data processing system
US6335935B2 (en) * 1998-07-08 2002-01-01 Broadcom Corporation Network switching architecture with fast filtering processor
US6209089B1 (en) * 1998-08-12 2001-03-27 Microsoft Corporation Correcting for changed client machine hardware using a server-based operating system
US6570853B1 (en) * 1998-12-18 2003-05-27 Lsi Logic Corporation Method and apparatus for transmitting data to a node in a distributed data processing system
US6230276B1 (en) * 1999-02-01 2001-05-08 Douglas T Hayden Energy conserving measurement system under software control and method for battery powered products
US6370605B1 (en) * 1999-03-04 2002-04-09 Sun Microsystems, Inc. Switch based scalable performance storage architecture
US20050036763A1 (en) * 1999-05-06 2005-02-17 Motoki Kato Method of processing multiplexed program data using entry points and time units
US6987768B1 (en) * 1999-06-02 2006-01-17 Fujitsu Limited Packet transferring apparatus
US6397360B1 (en) * 1999-07-28 2002-05-28 Lsi Logic Corporation Method and apparatus for generating a fibre channel compliant frame
US20060013248A1 (en) * 1999-08-13 2006-01-19 Hamayun Mujeeb Switching device interfaces
US6343324B1 (en) * 1999-09-13 2002-01-29 International Business Machines Corporation Method and system for controlling access share storage devices in a network environment by configuring host-to-volume mapping data structures in the controller memory for granting and denying access to the devices
US7010607B1 (en) * 1999-09-15 2006-03-07 Hewlett-Packard Development Company, L.P. Method for training a communication link between ports to correct for errors
US20020016838A1 (en) * 1999-12-17 2002-02-07 Ceki Geluc Scheme for blocking the use of lost or stolen network-connectable computer systems
US6684209B1 (en) * 2000-01-14 2004-01-27 Hitachi, Ltd. Security method and system for storage subsystem
US7024410B2 (en) * 2000-01-14 2006-04-04 Hitachi, Ltd. Security method and system for storage subsystem
US20020034178A1 (en) * 2000-06-02 2002-03-21 Inrange Technologies Corporation Fibre channel address adaptor having data buffer extension and address mapping in a fibre channel switch
US6697914B1 (en) * 2000-09-11 2004-02-24 Western Digital Ventures, Inc. Switched node comprising a disk controller with integrated multi-port switching circuitry
US6888831B1 (en) * 2000-09-28 2005-05-03 Western Digital Ventures, Inc. Distributed resource reservation system for establishing a path through a multi-dimensional computer network to support isochronous data
US7039070B2 (en) * 2000-10-27 2006-05-02 Kabushiki Kaisha Toshiba Moving image packet decoding and reproducing apparatus, reproduction time control method thereof, computer program product for controlling reproduction time and multimedia information receiving apparatus
US6697368B2 (en) * 2000-11-17 2004-02-24 Foundry Networks, Inc. High-performance network switch
US20060107260A1 (en) * 2000-11-17 2006-05-18 Giovanni Motta Efficient generator of update packages for mobile devices
US7190667B2 (en) * 2001-04-26 2007-03-13 Intel Corporation Link level packet flow control mechanism
US20050047334A1 (en) * 2001-06-13 2005-03-03 Paul Harry V. Fibre channel switch
US20030002516A1 (en) * 2001-06-29 2003-01-02 Michael Boock Method and apparatus for adapting to a clock rate transition in a communications network using idles
US7215680B2 (en) * 2001-07-26 2007-05-08 Nishan Systems, Inc. Method and apparatus for scheduling packet flow on a fibre channel arbitrated loop
US20030056000A1 (en) * 2001-07-26 2003-03-20 Nishan Systems, Inc. Transfer ready frame reordering
US20030026267A1 (en) * 2001-07-31 2003-02-06 Oberman Stuart F. Virtual channels in a network switch
US20030026287A1 (en) * 2001-07-31 2003-02-06 Mullendore Rodney N. Method and system for managing time division multiplexing (TDM) timeslots in a network switch
US20030033487A1 (en) * 2001-08-09 2003-02-13 International Business Machines Corporation Method and apparatus for managing data in a distributed buffer system
US20030035433A1 (en) * 2001-08-16 2003-02-20 International Business Machines Corporation Apparatus and method for virtualizing a queue pair space to minimize time-wait impacts
US20030079019A1 (en) * 2001-09-28 2003-04-24 Lolayekar Santosh C. Enforcing quality of service in a storage network
US20030063567A1 (en) * 2001-10-02 2003-04-03 Stmicroelectronics, Inc. Ethernet device and method for extending ethernet FIFO buffer
US7031615B2 (en) * 2001-10-04 2006-04-18 Finisar Corporation Optical channel selection and evaluation system
US20030076788A1 (en) * 2001-10-19 2003-04-24 Sun Microsystems, Inc. Method, system, and program for discovering devices communicating through a switch
US7315511B2 (en) * 2001-10-24 2008-01-01 Fujitsu Limited Transmitter, SONET/SDH transmitter, and transmission system
US20030093607A1 (en) * 2001-11-09 2003-05-15 Main Kevin K. Low pin count (LPC) I/O bridge
US20030091062A1 (en) * 2001-11-13 2003-05-15 Lay Samuel C. Method and apparatus for providing optimized high speed link utilization
US20050088969A1 (en) * 2001-12-19 2005-04-28 Scott Carlsen Port congestion notification in a switch
US7188364B2 (en) * 2001-12-20 2007-03-06 Cranite Systems, Inc. Personal virtual bridged local area networks
US20050036499A1 (en) * 2001-12-26 2005-02-17 Andiamo Systems, Inc., A Delaware Corporation Fibre Channel Switch that enables end devices in different fabrics to communicate with one another while retaining their unique Fibre Channel Domain_IDs
US7346707B1 (en) * 2002-01-16 2008-03-18 Advanced Micro Devices, Inc. Arrangement in an infiniband channel adapter for sharing memory space for work queue entries using multiply-linked lists
US6988149B2 (en) * 2002-02-26 2006-01-17 Lsi Logic Corporation Integrated target masking
US7209478B2 (en) * 2002-05-31 2007-04-24 Palau Acquisition Corporation (Delaware) Apparatus and methods for dynamic reallocation of virtual lane buffer space in an infiniband switch
US20050111845A1 (en) * 2002-06-25 2005-05-26 Stephen Nelson Apparatus, system and methods for modifying operating characteristics of optoelectronic devices
US20040024831A1 (en) * 2002-06-28 2004-02-05 Shih-Yun Yang Blade server management system
US7187688B2 (en) * 2002-06-28 2007-03-06 International Business Machines Corporation Priority arbitration mechanism
US20040085974A1 (en) * 2002-07-02 2004-05-06 Vixel Corporation Methods and apparatus for device zoning in fibre channel arbitrated loop systems
US20040085994A1 (en) * 2002-07-02 2004-05-06 Vixel Corporation Methods and apparatus for device access fairness in fibre channel arbitrated loop systems
US20040013113A1 (en) * 2002-07-17 2004-01-22 Ranjeeta Singh Technique to improve network routing using best-match and exact-match techniques
US20040013088A1 (en) * 2002-07-19 2004-01-22 International Business Machines Corporation Long distance repeater for digital information
US20040027989A1 (en) * 2002-07-29 2004-02-12 Brocade Communications Systems, Inc. Cascade credit sharing for fibre channel links
US20040054776A1 (en) * 2002-09-16 2004-03-18 Finisar Corporation Network expert analysis process
US20040064664A1 (en) * 2002-09-30 2004-04-01 Gil Mercedes E. Buffer management architecture and method for an infiniband subnetwork
US6983342B2 (en) * 2002-10-08 2006-01-03 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US20040081196A1 (en) * 2002-10-29 2004-04-29 Elliott Stephen J. Protocol independent hub
US7327680B1 (en) * 2002-11-05 2008-02-05 Cisco Technology, Inc. Methods and apparatus for network congestion control
US20040092278A1 (en) * 2002-11-13 2004-05-13 Wilhelmus Diepstraten Managing priority queues and escalation in wireless communication systems
US7352740B2 (en) * 2003-04-29 2008-04-01 Brocade Communciations Systems, Inc. Extent-based fibre channel zoning in hardware
US6901072B1 (en) * 2003-05-15 2005-05-31 Foundry Networks, Inc. System and method for high speed packet transmission implementing dual transmit and receive pipelines
US20050018673A1 (en) * 2003-07-21 2005-01-27 Dropps Frank R. Method and system for using extended fabric features with fibre channel switch elements
US20050036485A1 (en) * 2003-08-11 2005-02-17 Eilers Fritz R. Network having switchover with no data loss
US20050073956A1 (en) * 2003-08-11 2005-04-07 Moores John D. Network switching device ingress memory system
US20050076113A1 (en) * 2003-09-12 2005-04-07 Finisar Corporation Network analysis sample management process
US20050099970A1 (en) * 2003-11-06 2005-05-12 Halliday David J. Method and apparatus for mapping TDM payload data
US20050108444A1 (en) * 2003-11-19 2005-05-19 Flauaus Gary R. Method of detecting and monitoring fabric congestion
US20060047852A1 (en) * 2004-04-23 2006-03-02 Shishir Shah Method and system for using boot servers in networks
US20060034302A1 (en) * 2004-07-19 2006-02-16 David Peterson Inter-fabric routing
US20060034192A1 (en) * 2004-08-12 2006-02-16 Broadcom Corporation Apparatus and system for coupling and decoupling initiator devices to a network using an arbitrated loop without disrupting the network
US20060074927A1 (en) * 2004-09-24 2006-04-06 Emc Corporation Enclosure configurable to perform in-band or out-of-band enclosure management

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060286993A1 (en) * 2005-06-20 2006-12-21 Motorola, Inc. Throttling server communications in a communication network
US20080235370A1 (en) * 2007-03-21 2008-09-25 Somansa Co., Ltd. Method and System for Controlling Network Traffic of P2P and Instant Messenger Softwares
CN102170663A (en) * 2011-05-23 2011-08-31 迈普通信技术股份有限公司 3G (The Third Generation Telecommunication)-based method and equipment for guaranteeing service quality in real-time transmission service
CN105610725A (en) * 2016-01-11 2016-05-25 盛科网络(苏州)有限公司 Dynamic queue congestion aging management method and device

Also Published As

Publication number Publication date
US6886141B1 (en) 2005-04-26

Similar Documents

Publication Publication Date Title
US6886141B1 (en) Method and system for reducing congestion in computer networks
US8661167B2 (en) DMA (direct memory access) coalescing
Kohler et al. The Click modular router
US6611875B1 (en) Control system for high speed rule processors
US20030185220A1 (en) Dynamically loading parsing capabilities
US6570884B1 (en) Receive filtering for communication interface
US9154418B1 (en) Efficient packet classification in a network device
US20030099254A1 (en) Systems and methods for interfacing asynchronous and non-asynchronous data media
EP1540922A1 (en) Hardware-based packet filtering accelerator
WO2002086989A2 (en) Alerting system, architecture and circuitry
JP3834280B2 (en) Terminal device, priority processing method in terminal device, and program
US8510403B2 (en) Self clocking interrupt generation in a network interface card
WO2001050259A1 (en) Method and system for frame and protocol classification
US7103693B2 (en) Method for applying interrupt coalescing to incoming messages based on message length
CN111385222A (en) Real-time, time-aware, dynamic, context-aware, and reconfigurable ethernet packet classification
JP2006332927A (en) Tcp/ip reception processing circuit and semiconductor integrated circuit having it
US7649906B2 (en) Method of reducing buffer usage by detecting missing fragments and idle links for multilink protocols and devices incorporating same
US6925514B1 (en) Multi-protocol bus system and method of operation thereof
WO2006006005A2 (en) Chaining control marker data structure
WO2008121690A2 (en) Data and control plane architecture for network application traffic management device
US20030118020A1 (en) Method and apparatus for classification of packet data prior to storage in processor buffer memory
EP1331757A2 (en) Processor with reduced memory requirements for high-speed routing and switching of packets
US7043544B2 (en) Processor with multiple-pass non-sequential packet classification feature
KR20040021477A (en) Network Interface Card for reducing the number of interrupt and method thereof
US7646724B2 (en) Dynamic blocking in a shared host-network interface

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION