DE69900990D1 - Eine bussteuerung mit zyklusbeendigungsüberwachungsschaltung - Google Patents

Eine bussteuerung mit zyklusbeendigungsüberwachungsschaltung

Info

Publication number
DE69900990D1
DE69900990D1 DE69900990T DE69900990T DE69900990D1 DE 69900990 D1 DE69900990 D1 DE 69900990D1 DE 69900990 T DE69900990 T DE 69900990T DE 69900990 T DE69900990 T DE 69900990T DE 69900990 D1 DE69900990 D1 DE 69900990D1
Authority
DE
Germany
Prior art keywords
monitoring circuit
bus control
end monitoring
cycle end
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69900990T
Other languages
English (en)
Other versions
DE69900990T2 (de
Inventor
J Garnett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Application granted granted Critical
Publication of DE69900990D1 publication Critical patent/DE69900990D1/de
Publication of DE69900990T2 publication Critical patent/DE69900990T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
DE69900990T 1998-06-15 1999-06-10 Eine bussteuerung mit zyklusbeendigungsüberwachungsschaltung Expired - Fee Related DE69900990T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/097,498 US5991900A (en) 1998-06-15 1998-06-15 Bus controller
PCT/US1999/013190 WO1999066417A1 (en) 1998-06-15 1999-06-10 Bus controller with cycle termination monitor

Publications (2)

Publication Number Publication Date
DE69900990D1 true DE69900990D1 (de) 2002-04-11
DE69900990T2 DE69900990T2 (de) 2002-09-12

Family

ID=22263684

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69900990T Expired - Fee Related DE69900990T2 (de) 1998-06-15 1999-06-10 Eine bussteuerung mit zyklusbeendigungsüberwachungsschaltung

Country Status (5)

Country Link
US (1) US5991900A (de)
EP (1) EP1086431B1 (de)
JP (1) JP2002518745A (de)
DE (1) DE69900990T2 (de)
WO (1) WO1999066417A1 (de)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5941949A (en) * 1997-05-14 1999-08-24 Citrix Systems, Inc. System and method for transmitting data from a server application to more than one client node
US6138247A (en) * 1998-05-14 2000-10-24 Motorola, Inc. Method for switching between multiple system processors
US6173351B1 (en) * 1998-06-15 2001-01-09 Sun Microsystems, Inc. Multi-processor system bridge
US6587961B1 (en) * 1998-06-15 2003-07-01 Sun Microsystems, Inc. Multi-processor system bridge with controlled access
US6223230B1 (en) * 1998-06-15 2001-04-24 Sun Microsystems, Inc. Direct memory access in a bridge for a multi-processor system
US6701398B1 (en) 1999-04-07 2004-03-02 Cradle Technologies, Inc. Global bus synchronous transaction acknowledge with nonresponse detection
JP4412852B2 (ja) * 1999-04-07 2010-02-10 クレイドル・テクノロジーズ 無応答検出を備えたグローバルバス同期トランザクション肯定応答
JP2003505753A (ja) 1999-06-10 2003-02-12 ペーアーツェーテー インフォルマツィオーンステヒノロギー ゲゼルシャフト ミット ベシュレンクテル ハフツング セル構造におけるシーケンス分割方法
FI19991735A (fi) * 1999-08-16 2001-02-17 Nokia Networks Oy Menetelmä ja laite tietokonejärjestelmän toimintavarmuuden parantamiseksi
US6691257B1 (en) 2000-04-13 2004-02-10 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus protocol and method for using the same
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6633996B1 (en) 2000-04-13 2003-10-14 Stratus Technologies Bermuda Ltd. Fault-tolerant maintenance bus architecture
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6708283B1 (en) 2000-04-13 2004-03-16 Stratus Technologies, Bermuda Ltd. System and method for operating a system with redundant peripheral bus controllers
US6735715B1 (en) 2000-04-13 2004-05-11 Stratus Technologies Bermuda Ltd. System and method for operating a SCSI bus with redundant SCSI adaptors
GB2366012B (en) * 2000-08-14 2002-08-14 Sun Microsystems Inc A computer system
EP1182564A3 (de) * 2000-08-21 2004-07-28 Texas Instruments France Lokaler Speicher mit Anzeigesbits zur Unterstützung von gleichzeitigem DMA- und CPU-Zugriff
US6892263B1 (en) * 2000-10-05 2005-05-10 Sun Microsystems, Inc. System and method for hot swapping daughtercards in high availability computer systems
GB2369691B (en) * 2000-11-29 2003-06-04 Sun Microsystems Inc Control logic for memory modification tracking
GB2369694B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Efficient memory modification tracking
GB2369690B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Enhanced protection for memory modification tracking
GB2369692B (en) * 2000-11-29 2002-10-16 Sun Microsystems Inc Processor state reintegration
US6769078B2 (en) * 2001-02-08 2004-07-27 International Business Machines Corporation Method for isolating an I2C bus fault using self bus switching device
US7017073B2 (en) * 2001-02-28 2006-03-21 International Business Machines Corporation Method and apparatus for fault-tolerance via dual thread crosschecking
US6766479B2 (en) 2001-02-28 2004-07-20 Stratus Technologies Bermuda, Ltd. Apparatus and methods for identifying bus protocol violations
US9411532B2 (en) * 2001-09-07 2016-08-09 Pact Xpp Technologies Ag Methods and systems for transferring data between a processing device and external devices
US9552047B2 (en) 2001-03-05 2017-01-24 Pact Xpp Technologies Ag Multiprocessor having runtime adjustable clock and clock dependent power supply
US9436631B2 (en) 2001-03-05 2016-09-06 Pact Xpp Technologies Ag Chip including memory element storing higher level memory data on a page by page basis
US6950893B2 (en) * 2001-03-22 2005-09-27 I-Bus Corporation Hybrid switching architecture
US6874108B1 (en) * 2001-08-27 2005-03-29 Agere Systems Inc. Fault tolerant operation of reconfigurable devices utilizing an adjustable system clock
US9170812B2 (en) 2002-03-21 2015-10-27 Pact Xpp Technologies Ag Data processing system having integrated pipelined array data processor
US7155721B2 (en) * 2002-06-28 2006-12-26 Hewlett-Packard Development Company, L.P. Method and apparatus for communicating information between lock stepped processors
US20040059862A1 (en) * 2002-09-24 2004-03-25 I-Bus Corporation Method and apparatus for providing redundant bus control
US7134052B2 (en) 2003-05-15 2006-11-07 International Business Machines Corporation Autonomic recovery from hardware errors in an input/output fabric
US7194655B2 (en) * 2003-06-12 2007-03-20 International Business Machines Corporation Method and system for autonomously rebuilding a failed server and a computer system utilizing the same
US7194663B2 (en) * 2003-11-18 2007-03-20 Honeywell International, Inc. Protective bus interface and method
US20050193246A1 (en) * 2004-02-19 2005-09-01 Marconi Communications, Inc. Method, apparatus and software for preventing switch failures in the presence of faults
US7426656B2 (en) * 2004-03-30 2008-09-16 Hewlett-Packard Development Company, L.P. Method and system executing user programs on non-deterministic processors
US20050240806A1 (en) * 2004-03-30 2005-10-27 Hewlett-Packard Development Company, L.P. Diagnostic memory dump method in a redundant processor
US20060020852A1 (en) * 2004-03-30 2006-01-26 Bernick David L Method and system of servicing asynchronous interrupts in multiple processors executing a user program
JP4451712B2 (ja) * 2004-05-18 2010-04-14 富士通マイクロエレクトロニクス株式会社 データ転送装置、および転送異常状態検出方法。
US7191275B2 (en) * 2004-09-28 2007-03-13 Hewlett-Packard Development Company, L.P. System and method for the management of hardware triggered hotplug operations of input/output cards
US7516359B2 (en) * 2004-10-25 2009-04-07 Hewlett-Packard Development Company, L.P. System and method for using information relating to a detected loss of lockstep for determining a responsive action
US7624302B2 (en) * 2004-10-25 2009-11-24 Hewlett-Packard Development Company, L.P. System and method for switching the role of boot processor to a spare processor responsive to detection of loss of lockstep in a boot processor
US20060107116A1 (en) * 2004-10-25 2006-05-18 Michaelis Scott L System and method for reestablishing lockstep for a processor module for which loss of lockstep is detected
US7502958B2 (en) * 2004-10-25 2009-03-10 Hewlett-Packard Development Company, L.P. System and method for providing firmware recoverable lockstep protection
US7818614B2 (en) * 2004-10-25 2010-10-19 Hewlett-Packard Development Company, L.P. System and method for reintroducing a processor module to an operating system after lockstep recovery
US7627781B2 (en) * 2004-10-25 2009-12-01 Hewlett-Packard Development Company, L.P. System and method for establishing a spare processor for recovering from loss of lockstep in a boot processor
US7437608B2 (en) * 2004-11-15 2008-10-14 International Business Machines Corporation Reassigning storage volumes from a failed processing system to a surviving processing system
US20060136606A1 (en) * 2004-11-19 2006-06-22 Guzy D J Logic device comprising reconfigurable core logic for use in conjunction with microprocessor-based computer systems
JP4165499B2 (ja) * 2004-12-13 2008-10-15 日本電気株式会社 コンピュータシステム及びそれを用いたフォールトトレラントシステム並びにその動作制御方法
US7095217B1 (en) * 2005-03-31 2006-08-22 O2Micro International Limited Method circuitry and electronic device for controlling a variable output dc power source
US7669073B2 (en) * 2005-08-19 2010-02-23 Stratus Technologies Bermuda Ltd. Systems and methods for split mode operation of fault-tolerant computer systems
JP5507830B2 (ja) * 2008-11-04 2014-05-28 ルネサスエレクトロニクス株式会社 マイクロコントローラ及び自動車制御装置
CN102628921B (zh) * 2012-03-01 2014-12-03 华为技术有限公司 一种集成电路及对集成电路中总线状态进行监控的方法
US9858441B2 (en) * 2013-04-03 2018-01-02 Hewlett Packard Enterprise Development Lp Disabling counterfeit cartridges
US10114658B2 (en) * 2016-05-23 2018-10-30 Baida USA LLC Concurrent testing of PCI express devices on a server platform
JP6853162B2 (ja) * 2017-11-20 2021-03-31 ルネサスエレクトロニクス株式会社 半導体装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2131581B (en) * 1982-11-20 1986-11-19 Int Computers Ltd Dual processor arrangement
LU86790A1 (de) * 1986-09-17 1987-07-24 Siemens Ag Breitbandsignal-koppeleinrichtung
JPH06187257A (ja) * 1992-12-17 1994-07-08 Fujitsu Ltd システムバス制御方式
US5533204A (en) * 1994-04-18 1996-07-02 Compaq Computer Corporation Split transaction protocol for the peripheral component interconnect bus
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US5530946A (en) * 1994-10-28 1996-06-25 Dell Usa, L.P. Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof
US5664124A (en) * 1994-11-30 1997-09-02 International Business Machines Corporation Bridge between two buses of a computer system that latches signals from the bus for use on the bridge and responds according to the bus protocols
US5712967A (en) * 1996-04-22 1998-01-27 Advanced Micro Devices, Inc. Method and system for graceful recovery from a fault in peripheral devices using a variety of bus structures
US5875310A (en) * 1996-05-24 1999-02-23 International Business Machines Corporation Secondary I/O bus with expanded slot capacity and hot plugging capability
US5870571A (en) * 1996-08-02 1999-02-09 Hewlett-Packard Company Automatic control of data transfer rates over a computer bus
US5867676A (en) * 1996-08-20 1999-02-02 Compaq Computer Corp. Reset circuit for a peripheral component interconnect bus
US5870573A (en) * 1996-10-18 1999-02-09 Hewlett-Packard Company Transistor switch used to isolate bus devices and/or translate bus voltage levels
US5864653A (en) * 1996-12-31 1999-01-26 Compaq Computer Corporation PCI hot spare capability for failed components
US5862353A (en) * 1997-03-25 1999-01-19 International Business Machines Corporation Systems and methods for dynamically controlling a bus

Also Published As

Publication number Publication date
EP1086431B1 (de) 2002-03-06
EP1086431A1 (de) 2001-03-28
JP2002518745A (ja) 2002-06-25
DE69900990T2 (de) 2002-09-12
US5991900A (en) 1999-11-23
WO1999066417A9 (en) 2000-07-06
WO1999066417A1 (en) 1999-12-23

Similar Documents

Publication Publication Date Title
DE69900990T2 (de) Eine bussteuerung mit zyklusbeendigungsüberwachungsschaltung
DE69805496D1 (de) Reifen mit einer entfernbahren elektronischen Überwachungsvorrichtung
DE69941679D1 (de) Riegel
DE59903690D1 (de) Drehriegelverschluss mit zugeinrichtung
NO20006207D0 (no) Overvåkningssystem
DE59913574D1 (de) Riegel
DE69920751D1 (de) Leistungsregelungsverfahren mit geschlossenem regelkreis
DE59905986D1 (de) Bedampfungsvorrichtung
DE69903394D1 (de) Drahtgewindeeinsatz mit abbrechbarem Zapfen
DE19981777T1 (de) Strombegrenzungsvorrichtung mit einer Gewebestruktur
DE59405111D1 (de) Mikrorechner mit überwachungsschaltung
DE59909275D1 (de) Schaltungsanordnung mit Strom-Digital-Analog-Konvertern
DE60032966D1 (de) Steuerungsschaltung mit einer Taktssteuerungseinheit
DE19983293T1 (de) Eine Belastungsverfolger-Schaltungskonfiguration
DE50001580D1 (de) Integrierter schaltkreis mit zumindest zwei taktsystemen
DE69705078T2 (de) Steuervorrichtung für eine ZVS-Schaltung
ID28895A (id) Suatu sirkuit pensinyalan i/o mode ganda
DE69921150D1 (de) Speicherüberwachung
DE69930336D1 (de) Steuerschaltung für eine Anzeigetafel
ATA90699A (de) Schaltung zum stellen und überwachen einer weiche mit mehreren drehstrom-weichenantrieben
DE69807156T2 (de) Elektrolysevorrichtung mit Überwachungsgerät
DE59915161D1 (de) Leistungsschaltkreis mit verminderter Störstrahlung
DE59911463D1 (de) Fahrzeugleitvorrichtung mit Fahrstreckenabtastung
DE69934193D1 (de) Steuerschaltung
DE29812086U1 (de) Werkzeugkoffer mit verbessertem Aufbau

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee