DE69033540T2 - Verfahren zur Verwaltung von in Familien aufgeteilten mehrfachen virtuellen Speichern und entsprechende Struktur - Google Patents

Verfahren zur Verwaltung von in Familien aufgeteilten mehrfachen virtuellen Speichern und entsprechende Struktur

Info

Publication number
DE69033540T2
DE69033540T2 DE69033540T DE69033540T DE69033540T2 DE 69033540 T2 DE69033540 T2 DE 69033540T2 DE 69033540 T DE69033540 T DE 69033540T DE 69033540 T DE69033540 T DE 69033540T DE 69033540 T2 DE69033540 T2 DE 69033540T2
Authority
DE
Germany
Prior art keywords
families
multiple virtual
corresponding structure
managing multiple
virtual memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69033540T
Other languages
English (en)
Other versions
DE69033540D1 (de
Inventor
Toshiaki Arai
Toshiharu Shinozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE69033540D1 publication Critical patent/DE69033540D1/de
Application granted granted Critical
Publication of DE69033540T2 publication Critical patent/DE69033540T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/468—Specific access rights for resources, e.g. using capability register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0284—Multiple user address space allocation, e.g. using different base addresses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/109—Address translation for multiple virtual address spaces, e.g. segmentation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/65—Details of virtual memory and virtual address translation
    • G06F2212/656—Address space sharing
DE69033540T 1989-02-01 1990-01-30 Verfahren zur Verwaltung von in Familien aufgeteilten mehrfachen virtuellen Speichern und entsprechende Struktur Expired - Fee Related DE69033540T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1020879A JPH02202652A (ja) 1989-02-01 1989-02-01 多重仮想記憶管理方式

Publications (2)

Publication Number Publication Date
DE69033540D1 DE69033540D1 (de) 2000-06-15
DE69033540T2 true DE69033540T2 (de) 2001-02-01

Family

ID=12039478

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69033540T Expired - Fee Related DE69033540T2 (de) 1989-02-01 1990-01-30 Verfahren zur Verwaltung von in Familien aufgeteilten mehrfachen virtuellen Speichern und entsprechende Struktur

Country Status (4)

Country Link
US (1) US5319758A (de)
EP (1) EP0381167B1 (de)
JP (1) JPH02202652A (de)
DE (1) DE69033540T2 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0543032A1 (de) * 1991-11-16 1993-05-26 International Business Machines Corporation Erweitertes Speicheradressierungsschema
US5361356A (en) * 1992-03-06 1994-11-01 International Business Machines Corporation Storage isolation with subspace-group facility
JP3098344B2 (ja) * 1992-12-18 2000-10-16 富士通株式会社 データ転送処理方法及びデータ転送処理装置
US5572661A (en) * 1994-10-05 1996-11-05 Hewlett-Packard Company Methods and system for detecting data loss in a hierarchic data storage system
US5940869A (en) * 1995-06-07 1999-08-17 International Business Machines Corporation System and method for providing shared memory using shared virtual segment identification in a computer system
US5835961A (en) * 1996-05-03 1998-11-10 Digital Equipment Corporation System for non-current page table structure access
JPH1040197A (ja) * 1996-07-19 1998-02-13 Fujitsu Ltd 通信管理装置
DE19637883B4 (de) * 1996-09-17 2005-06-16 Fujitsu Siemens Computers Gmbh Datenverarbeitungsanlage zur Ausführung großer Programmsysteme
US5966697A (en) * 1997-10-30 1999-10-12 Clearcommerce Corporation System and method for secure transaction order management processing
US6266754B1 (en) * 1998-05-29 2001-07-24 Texas Instruments Incorporated Secure computing device including operating system stored in non-relocatable page of memory
US6976255B1 (en) * 2000-03-28 2005-12-13 International Business Machines Corporation Storage isolation employing secured subspace facility
AU2001253406A1 (en) * 2000-05-15 2001-11-26 Efunds Corporation System for and method of effecting an electronic transaction
US20030050892A1 (en) * 2001-09-07 2003-03-13 Efunds Corporation Electronic point-of-sale check processing method and system
US7117500B2 (en) * 2001-12-20 2006-10-03 Cadence Design Systems, Inc. Mechanism for managing execution of interdependent aggregated processes
US7093259B2 (en) * 2001-12-20 2006-08-15 Cadence Design Systems, Inc. Hierarchically structured logging for computer work processing
US7159217B2 (en) * 2001-12-20 2007-01-02 Cadence Design Systems, Inc. Mechanism for managing parallel execution of processes in a distributed computing environment
US7299466B2 (en) * 2001-12-20 2007-11-20 Cadence Design Systems, Inc. Mechanism for managing execution environments for aggregated processes
US7146462B2 (en) * 2003-05-20 2006-12-05 Hitachi, Ltd. Storage management method
US8108878B1 (en) 2004-12-08 2012-01-31 Cadence Design Systems, Inc. Method and apparatus for detecting indeterminate dependencies in a distributed computing environment
US8806490B1 (en) 2004-12-08 2014-08-12 Cadence Design Systems, Inc. Method and apparatus for managing workflow failures by retrying child and parent elements
US8250131B1 (en) 2004-12-08 2012-08-21 Cadence Design Systems, Inc. Method and apparatus for managing a distributed computing environment
US7979870B1 (en) 2004-12-08 2011-07-12 Cadence Design Systems, Inc. Method and system for locating objects in a distributed computing environment
US8244854B1 (en) 2004-12-08 2012-08-14 Cadence Design Systems, Inc. Method and system for gathering and propagating statistical information in a distributed computing environment
KR100809344B1 (ko) * 2006-05-26 2008-03-05 삼성전자주식회사 자동 백색 밸런싱 방법 및 장치
US8407697B2 (en) * 2008-06-09 2013-03-26 International Business Machines Corporation Application mobility using virtual real memory services
US9324173B2 (en) 2008-07-17 2016-04-26 International Business Machines Corporation System and method for enabling multiple-state avatars
US8957914B2 (en) * 2008-07-25 2015-02-17 International Business Machines Corporation Method for extending a virtual environment through registration
US8527625B2 (en) 2008-07-31 2013-09-03 International Business Machines Corporation Method for providing parallel augmented functionality for a virtual environment
US7882222B2 (en) 2008-07-31 2011-02-01 International Business Machines Corporation Virtual environment module bundle
US10166470B2 (en) 2008-08-01 2019-01-01 International Business Machines Corporation Method for providing a virtual world layer
US8271763B2 (en) * 2009-09-25 2012-09-18 Nvidia Corporation Unified addressing and instructions for accessing parallel memory spaces
US9201678B2 (en) 2010-11-29 2015-12-01 International Business Machines Corporation Placing a virtual machine on a target hypervisor
US9053053B2 (en) * 2010-11-29 2015-06-09 International Business Machines Corporation Efficiently determining identical pieces of memory used by virtual machines

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4388685A (en) * 1978-08-04 1983-06-14 Digital Equipment Corporation Central processor with apparatus for extended virtual addressing
US4355355A (en) * 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
US4500952A (en) * 1980-05-23 1985-02-19 International Business Machines Corporation Mechanism for control of address translation by a program using a plurality of translation tables
US4521846A (en) * 1981-02-20 1985-06-04 International Business Machines Corporation Mechanism for accessing multiple virtual address spaces
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations
JPS6068443A (ja) * 1983-09-22 1985-04-19 Hitachi Ltd アドレス変換装置
US4758951A (en) * 1985-04-09 1988-07-19 Tektronix, Inc. Method for translating virtual addresses into real addresses
US4779191A (en) * 1985-04-12 1988-10-18 Gigamos Systems, Inc. Method and apparatus for expanding the address space of computers
JPS62237547A (ja) * 1986-04-09 1987-10-17 Hitachi Ltd アドレス変換方式
JPS63231550A (ja) * 1987-03-19 1988-09-27 Hitachi Ltd 多重仮想空間制御方式
JPS63305443A (ja) * 1987-06-08 1988-12-13 Hitachi Ltd 仮想空間群管理方法
JP2507756B2 (ja) * 1987-10-05 1996-06-19 株式会社日立製作所 情報処理装置
US5095420A (en) * 1988-11-21 1992-03-10 International Business Machines Method and system for performing virtual address range mapping in a virtual storage data processing system

Also Published As

Publication number Publication date
US5319758A (en) 1994-06-07
EP0381167A2 (de) 1990-08-08
DE69033540D1 (de) 2000-06-15
EP0381167B1 (de) 2000-05-10
EP0381167A3 (de) 1991-12-11
JPH02202652A (ja) 1990-08-10

Similar Documents

Publication Publication Date Title
DE69033540T2 (de) Verfahren zur Verwaltung von in Familien aufgeteilten mehrfachen virtuellen Speichern und entsprechende Struktur
DE69528615T2 (de) Verfahren und Struktur zur Indexierung eines Speichers mit niedriger Latenzzeit
DE69031058T2 (de) Kältespeichermaterial und Verfahren zu seiner Herstellung
DE69528338T2 (de) Verfahren zur Verwaltung von schwachkonsistenten replizierten Datenbanken
DE69129678T2 (de) Verfahren und System für eine konsequente Zeitfestlegung in verteilten Rechnerdatenbanken
DE69029478T2 (de) Verfahren und vorrichtung zum speichern numerischer informationen in form gespeicherter ladungen
DE3854644D1 (de) Verfahren und Vorrichtungen zur Zellenbestimmung.
DE69031155T2 (de) Taktverteilsystem und Verfahren
DE68927240D1 (de) Kunststoffbehälter und Verfahren zu seiner Herstellung
DE69031782D1 (de) Verfahren zum Ersetzen von Speichermodulen in einem Computersystem und Computersystem zur Durchführung des Verfahrens
DE69032447T2 (de) Thermistor und Verfahren zu seiner Herstellung
DE69118752D1 (de) Verfahren und System zur Verwaltung von Adressen in einem Netzwerk
DE3777706D1 (de) Verfahren zur verringerung der fleckenbildung und der trocknungszeit in spuelmachinenvorgaengen.
ATE262354T1 (de) Verfahren zur konservierung ophthalmischer lösungen und zusammensetzungen dafür
DE3751719T2 (de) Verfahren zur Verhinderung des Einschrumpfungsdefekts bei Polymerisationen
DE3885733T2 (de) Verfahren zur befreiung von zellgemischen und geweben von unerwünschten populationen.
DE69025908T2 (de) Leitfähige struktur bildende zusammensetzung und verfahren zur herstellung derselben
DE69031327T2 (de) Einrichtung und Verfahren zur rechnergestützten Entscheidungsfindung
DE69505308D1 (de) Verfahren und Vorrichtung zur Verwirbeln von Garne
PT87400A (pt) Verfahren zur herstellung von frendproteinen in streptomyceten
DE3672290D1 (de) Magnesiumaluminatfaser-zusammensetzung und verfahren dafuer.
PT86588A (pt) Kassetten-vektor-system zur expression offener leserahmen in eukaryotichen zellen
DE69033346T2 (de) Verfahren zur Organisierung von Speichern zur Fehlertoleranz und fehlertoleranter Speicher
ATA306887A (de) Verfahren und anordnung zur eingabe von informationen in signaltechnisch sichere rechenanlagen
DE3855509T2 (de) Multiprozessorsystem und zugehöriges Verfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee