DE60324576D1 - Verfahren, system und programm zur steuerung mehrerer eingabe-/ausgabegeräte - Google Patents

Verfahren, system und programm zur steuerung mehrerer eingabe-/ausgabegeräte

Info

Publication number
DE60324576D1
DE60324576D1 DE60324576T DE60324576T DE60324576D1 DE 60324576 D1 DE60324576 D1 DE 60324576D1 DE 60324576 T DE60324576 T DE 60324576T DE 60324576 T DE60324576 T DE 60324576T DE 60324576 D1 DE60324576 D1 DE 60324576D1
Authority
DE
Germany
Prior art keywords
program
output devices
multiple input
controlling multiple
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60324576T
Other languages
English (en)
Inventor
David Smith
Sailesh Bissessur
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of DE60324576D1 publication Critical patent/DE60324576D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0024—Peripheral component interconnect [PCI]
DE60324576T 2002-07-24 2003-07-23 Verfahren, system und programm zur steuerung mehrerer eingabe-/ausgabegeräte Expired - Lifetime DE60324576D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/205,664 US6931457B2 (en) 2002-07-24 2002-07-24 Method, system, and program for controlling multiple storage devices
PCT/US2003/022943 WO2004010317A1 (en) 2002-07-24 2003-07-23 Method, system, and program for controlling multiple input/output devices

Publications (1)

Publication Number Publication Date
DE60324576D1 true DE60324576D1 (de) 2008-12-18

Family

ID=30770116

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60324576T Expired - Lifetime DE60324576D1 (de) 2002-07-24 2003-07-23 Verfahren, system und programm zur steuerung mehrerer eingabe-/ausgabegeräte

Country Status (8)

Country Link
US (1) US6931457B2 (de)
EP (1) EP1554655B1 (de)
CN (1) CN100426277C (de)
AT (1) ATE413650T1 (de)
AU (1) AU2003254125A1 (de)
DE (1) DE60324576D1 (de)
TW (1) TWI266199B (de)
WO (1) WO2004010317A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6807600B2 (en) * 2002-07-24 2004-10-19 Intel Corporation Method, system, and program for memory based data transfer
AU2003270413A1 (en) * 2002-09-06 2004-03-29 Silicon Image, Inc. Method and apparatus for double data rate serial ata phy interface
US20040081179A1 (en) * 2002-10-23 2004-04-29 Gregorcyk Arthur J. Method and system for selecting between serial storage buses using data signals of the buses
US7000037B2 (en) * 2002-10-24 2006-02-14 Josef Rabinovitz Large array of mass data storage devices connected to a computer by a serial link
US20040083323A1 (en) * 2002-10-24 2004-04-29 Josef Rabinovitz Large array of SATA data device assembly for use in a peripheral storage system
US7107369B2 (en) * 2002-12-19 2006-09-12 Intel Corporation Connecting storage devices to a processor-based device
US7051134B2 (en) * 2003-01-21 2006-05-23 Ali Corporation Daisy chained ATA host controllers in a single PCI device
US20040162926A1 (en) * 2003-02-14 2004-08-19 Itzhak Levy Serial advanced technology attachment interface
US7516272B2 (en) 2003-03-28 2009-04-07 Emc Corporation Midplane-independent implementations of data storage system enclosures
US20060293969A1 (en) * 2005-06-28 2006-12-28 Sean Barger Method and System for Pre-Loading Media Players
TW200743959A (en) * 2006-05-26 2007-12-01 Via Tech Inc Object stacking structure of driver program
US8225019B2 (en) 2008-09-22 2012-07-17 Micron Technology, Inc. SATA mass storage device emulation on a PCIe interface
US9176915B2 (en) * 2009-04-30 2015-11-03 Dell Products L.P. Data storage device carrier system
JP5374268B2 (ja) * 2009-07-28 2013-12-25 ラピスセミコンダクタ株式会社 情報処理装置
TWI579762B (zh) * 2014-05-06 2017-04-21 瑞昱半導體股份有限公司 固態硬碟控制電路及相關的固態硬碟裝置與固態硬碟存取系統
CN105094687B (zh) * 2014-05-13 2018-10-26 瑞昱半导体股份有限公司 固态硬盘控制电路及固态硬盘装置与固态硬盘存取系统
KR102255216B1 (ko) 2014-11-20 2021-05-24 삼성전자주식회사 Pci 장치와 이를 포함하는 pci 시스템
US10268611B2 (en) * 2016-02-17 2019-04-23 Honeywell International Inc. Input/output (I/O) binding with automatic international electromechanical commission (IEC) address generation in remote terminal unit (RTU) configuration
US11016692B2 (en) * 2019-09-11 2021-05-25 International Business Machines Corporation Dynamically switching between memory copy and memory mapping to optimize I/O performance

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5793422A (en) * 1980-11-29 1982-06-10 Omron Tateisi Electronics Co Dma controller
US4535404A (en) * 1982-04-29 1985-08-13 Honeywell Information Systems Inc. Method and apparatus for addressing a peripheral interface by mapping into memory address space
CN85101225A (zh) * 1985-04-01 1987-01-24 坦德姆计算机有限公司 存储器板的自动重新配置
US5347636A (en) * 1985-11-08 1994-09-13 Nec Corporation Data processor which efficiently accesses main memory and input/output devices
JP3454294B2 (ja) * 1994-06-20 2003-10-06 インターナショナル・ビジネス・マシーンズ・コーポレーション マルチプル・バス情報処理システム及びブリッジ回路
JPH10502197A (ja) * 1994-06-28 1998-02-24 インテル・コーポレーション Ｐｃｉ−ｉｓａ割込みプロトコルコンバータ及び選択機構
US5671368A (en) * 1996-02-22 1997-09-23 O2 Micro, Inc. PC card controller circuit to detect exchange of PC cards while in suspend mode
US6023565A (en) * 1996-03-29 2000-02-08 Xilinx, Inc. Method for configuring circuits over a data communications link
US5729760A (en) * 1996-06-21 1998-03-17 Intel Corporation System for providing first type access to register if processor in first mode and second type access to register if processor not in first mode
US5838932A (en) * 1996-12-23 1998-11-17 Compaq Computer Corporation Transparent PCI to PCI bridge with dynamic memory and I/O map programming
US5958022A (en) * 1997-03-21 1999-09-28 International Business Machines Corporation System and method for I/O access mode selection
US6148355A (en) * 1997-05-13 2000-11-14 Micron Electronics, Inc. Configuration management method for hot adding and hot replacing devices
US5928338A (en) * 1997-06-20 1999-07-27 Xilinx, Inc. Method for providing temporary registers in a local bus device by reusing configuration bits otherwise unused after system reset
US5922062A (en) * 1997-06-26 1999-07-13 Vlsi Technology, Inc. Combined IDE and SCSI disk controller interface for common hardware reference platforms
US6094699A (en) * 1998-02-13 2000-07-25 Mylex Corporation Apparatus and method for coupling devices to a PCI-to-PCI bridge in an intelligent I/O controller
US6081863A (en) * 1998-03-13 2000-06-27 International Business Machines Corporation Method and system for supporting multiple peripheral component interconnect PCI buses by a single PCI host bridge within a computer system
US6233641B1 (en) * 1998-06-08 2001-05-15 International Business Machines Corporation Apparatus and method of PCI routing in a bridge configuration
US6275876B1 (en) * 1999-05-21 2001-08-14 International Business Machines Corporation Specifying wrap register for storing memory address to store completion status of instruction to external device
US6499074B1 (en) * 1999-08-23 2002-12-24 Advanced Micro Devices, Inc. Redirecting I/O address holes
US6710620B2 (en) 2001-03-13 2004-03-23 Adc Telecommunications Israel, Ltd. Bus interface for I/O device with memory
US6832278B2 (en) * 2001-03-15 2004-12-14 Microsoft Corporation PCI bar target operation region
GB2373598B (en) * 2001-03-20 2004-12-29 Thales Training & Simulation L Peripheral component interconnect bus memory address decoding
US6665743B2 (en) * 2001-04-18 2003-12-16 International Business Machines Corporation Method, system, and program for initializing a storage space
US6536014B1 (en) * 2001-09-26 2003-03-18 International Business Machines Corporation Reusable configuration tool
US8219736B2 (en) * 2002-02-12 2012-07-10 Ati Technologies Ulc Method and apparatus for a data bridge in a computer system
US6883057B2 (en) * 2002-02-15 2005-04-19 International Business Machines Corporation Method and apparatus embedding PCI-to-PCI bridge functions in PCI devices using PCI configuration header type 0
DE10214701B4 (de) * 2002-04-03 2004-08-05 Advanced Micro Devices, Inc., Sunnyvale ATA- und SATA-Gemässes Controllerbauelement, Verfahren zum Betreiben und integrierter Schaltkreischip
US6807600B2 (en) * 2002-07-24 2004-10-19 Intel Corporation Method, system, and program for memory based data transfer
US6928509B2 (en) * 2002-08-01 2005-08-09 International Business Machines Corporation Method and apparatus for enhancing reliability and scalability of serial storage devices

Also Published As

Publication number Publication date
EP1554655A1 (de) 2005-07-20
TWI266199B (en) 2006-11-11
US6931457B2 (en) 2005-08-16
CN1685329A (zh) 2005-10-19
CN100426277C (zh) 2008-10-15
AU2003254125A1 (en) 2004-02-09
WO2004010317A1 (en) 2004-01-29
ATE413650T1 (de) 2008-11-15
EP1554655B1 (de) 2008-11-05
US20040019709A1 (en) 2004-01-29
TW200410073A (en) 2004-06-16

Similar Documents

Publication Publication Date Title
DE60324576D1 (de) Verfahren, system und programm zur steuerung mehrerer eingabe-/ausgabegeräte
DE60325547D1 (de) Quadratische Echtzeitprogrammierung zur Steuerung von dynamischen Systemen
DE602007012918D1 (de) Netzteilvorrichtung für lichtelemente und verfahren zur stromzufuhr in die lichtelemente
DE60336816D1 (de) Steuerungssystem für einen Ausgangsregler
DE60032846D1 (de) Verfahren und System zur Anbietung von Alternativen für von stochastischen Eingabequellen abgeleitete Texte
DE602008004547D1 (de) 12c-bus-schnittstelle mit parallelbetriebsmodus
TW200738059A (en) Ambience control
DE60302920D1 (de) Numerische Steuerung
WO2014099958A4 (en) Lighting fixture for distributed control
ATE511674T1 (de) Verfahren und system zur auflösung gleichzeitig vorgegebener verzweigungsinstruktionen
ATE393764T1 (de) Polymorphe formen von valsartan
ATE491374T1 (de) Eckstück für eine matratze sowie matratze und entsprechendes herstellungsverfahren
DE502005000687D1 (de) Verfahren und Vorrichtung zur Adressvergabe an Teilnehmer eines Bussystems
ATE521925T1 (de) Feldbusverteilereinheit
DE60325605D1 (de) Verfahren, system und programm zum speicherbasierten datentransfer
DE602006016048D1 (de) Stromquellensystem und zugehöriges steuerungsverfahren
DE60314641D1 (de) Verfahren, system und programm zur konfiguration von teilnehmern auf einem bus fürein-/ausgabeoperationen
TW200834332A (en) System including bus matrix
DE10393350D2 (de) Verfahren zur Vergasung von Biomasse und Anlage hierzu
TW200604802A (en) Associative memory support for data processing cross reference to related applications
NO20091140L (no) Fremgangsmate for fremstilling av polyester nanokompositter
ZA200807537B (en) Control and communication system including an engineering unit
DE50311536D1 (de) Vorrichtung und Verfahren zur Steuerung einer Druckmaschine
DK1483843T3 (da) Fremgangsmåde og system til lastregulering
DE60327769D1 (de) System, verfahren und anordnung einer flexiblen dram architektur

Legal Events

Date Code Title Description
8364 No opposition during term of opposition