DE10346278A1 - Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system - Google Patents
Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system Download PDFInfo
- Publication number
- DE10346278A1 DE10346278A1 DE2003146278 DE10346278A DE10346278A1 DE 10346278 A1 DE10346278 A1 DE 10346278A1 DE 2003146278 DE2003146278 DE 2003146278 DE 10346278 A DE10346278 A DE 10346278A DE 10346278 A1 DE10346278 A1 DE 10346278A1
- Authority
- DE
- Germany
- Prior art keywords
- bios
- memory circuit
- bios memory
- computer system
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1417—Boot up procedures
Abstract
An automatic recovery method of defective BIOS memory circuit in a computer system having memory apparatus containing dual BIOS memory circuits is disclosed in the present invention. A computer system contains a memory apparatus that includes a main BIOS memory circuit and a recovery BIOS memory circuit, which respectively store the first BIOS program and the second BIOS program for starting the operation of computer system. In addition, the main BIOS memory circuit or the safe recovery BIOS memory circuit even contains a BIOS flash utility such that, when the computer system is boosted, the chip enable circuit in the computer system first enables the recovery BIOS memory circuit and uses an error detection circuit to check and find if there is any error contained in the first BIOS program stored in the main BIOS memory circuit. If the first BIOS program stored in the main BIOS memory circuit contains error, the content of safe recovery BIOS memory circuit is used to program the main BIOS memory circuit via the BIOS flash utility. Then, the chip enable circuit disable the safe recovery BIOS memory circuit and enable the main BIOS memory circuit so as to continue the boosting procedure of computer system from main BIOS memory circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2003146278 DE10346278A1 (en) | 2003-10-06 | 2003-10-06 | Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE2003146278 DE10346278A1 (en) | 2003-10-06 | 2003-10-06 | Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system |
Publications (1)
Publication Number | Publication Date |
---|---|
DE10346278A1 true DE10346278A1 (en) | 2005-05-12 |
Family
ID=34428188
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE2003146278 Ceased DE10346278A1 (en) | 2003-10-06 | 2003-10-06 | Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE10346278A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1903436A2 (en) * | 2006-09-18 | 2008-03-26 | Fujitsu Siemens Computers GmbH | Computer system and method for updating program code |
CN100386732C (en) * | 2005-07-05 | 2008-05-07 | 英业达股份有限公司 | Computer platform spare-system programe long-distance switch-over operation and control method and system |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793943A (en) * | 1996-07-29 | 1998-08-11 | Micron Electronics, Inc. | System for a primary BIOS ROM recovery in a dual BIOS ROM computer system |
US5797023A (en) * | 1994-10-17 | 1998-08-18 | Digital Equipment Corporation | Method and apparatus for fault tolerant BIOS addressing |
WO2000079390A1 (en) * | 1999-06-21 | 2000-12-28 | Nokia Networks Oy | Updating microprocessor boot software |
-
2003
- 2003-10-06 DE DE2003146278 patent/DE10346278A1/en not_active Ceased
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5797023A (en) * | 1994-10-17 | 1998-08-18 | Digital Equipment Corporation | Method and apparatus for fault tolerant BIOS addressing |
US5793943A (en) * | 1996-07-29 | 1998-08-11 | Micron Electronics, Inc. | System for a primary BIOS ROM recovery in a dual BIOS ROM computer system |
US5835695A (en) * | 1996-07-29 | 1998-11-10 | Micron Electronics, Llp | Method for a primary BIOS ROM recovery in a dual BIOS ROM computer system |
WO2000079390A1 (en) * | 1999-06-21 | 2000-12-28 | Nokia Networks Oy | Updating microprocessor boot software |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100386732C (en) * | 2005-07-05 | 2008-05-07 | 英业达股份有限公司 | Computer platform spare-system programe long-distance switch-over operation and control method and system |
EP1903436A2 (en) * | 2006-09-18 | 2008-03-26 | Fujitsu Siemens Computers GmbH | Computer system and method for updating program code |
EP1903436A3 (en) * | 2006-09-18 | 2009-04-29 | Fujitsu Siemens Computers GmbH | Computer system and method for updating program code |
US7941658B2 (en) | 2006-09-18 | 2011-05-10 | Fujitsu Siemens Computers Gmbh | Computer system and method for updating program code |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050081090A1 (en) | Method for automatically and safely recovering BIOS memory circuit in memory device including double BIOS memory circuits | |
ATE514131T1 (en) | DETECTION OF UPCOMING BAD BLOCKS | |
MY149790A (en) | Semiconductor device and processing method for starting the same. | |
TW200723101A (en) | Method and system for automatically activating and controlling computer program recovery mode | |
US20090063834A1 (en) | Auto-Switching Bios System and the Method Thereof | |
DE60330627D1 (en) | Use a hash when starting a secure operating system | |
TW200611115A (en) | Method and apparatus to preserve trace data | |
US9218851B2 (en) | Power drop protection for a data storage device | |
JPH10513589A (en) | Apparatus for inputting and executing test mode operation for memory | |
WO2003065210A1 (en) | Information processing apparatus, memory management apparatus, memory management method, and information processing method | |
EP1569118A3 (en) | Method for safe calculation of results in a microprocessor system | |
US9760435B2 (en) | Apparatus and method for generating common locator bits to locate a device or column error during error correction operations | |
TW200617654A (en) | Method and related apparatus for performing error checking-correcting | |
CN104835537B (en) | SOC self-adaptive starting method and device | |
ATE515774T1 (en) | METHOD AND SEMICONDUCTOR MEMORY WITH A DEVICE FOR DETECTING ADDRESSING ERRORS | |
DE10346278A1 (en) | Automatic recovery method of BIOS memory circuit in memory apparatus containing dual BIOS memory circuits - prevents boosting failure of computer system | |
EP1335290A3 (en) | A memory device with an error correction function | |
CN1180346C (en) | Autoamtic safe reset method of BIOS storage in computer system | |
US20020099995A1 (en) | Marking of and searching for initial defective blocks in semiconductor memory | |
ATE457790T1 (en) | SAFETY BINDING | |
US20170161128A1 (en) | Transmission of command strings and status strings via memory bus | |
JP2006513471A (en) | Memory access error detection and / or correction method and electronic circuit configuration for performing the method | |
US20080028128A1 (en) | Memory access controller and method for memory access control | |
JP2003084981A (en) | Booting method for information processor | |
EP2256625A1 (en) | Electronic apparatus and booting method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
OP8 | Request for examination as to paragraph 44 patent law | ||
8131 | Rejection |